HARRER; Hubert
Patent Applications and Registrations
Patent applications and USPTO patent grants for HARRER; Hubert.The latest application filed is for "electrical switching system".
Company Profile
5.39.29
- HARRER; Hubert - Hilpoltstein DE
- Harrer; Hubert - Schoenaich DE
- Harrer; Hubert - Boeblingen N/A DE
- Harrer; Hubert - Hilpotstein DE
- Harrer; Hubert - Shoenaich DE
- Harrer; Hubert - Boblingen DE
Patent Activity
| Patent | Date |
|---|---|
| Electrical Switching System App 20220122798 - HARRER; Hubert ; et al. | 2022-04-21 |
| Circuit Breaker App 20220122791 - HARRER; Hubert ; et al. | 2022-04-21 |
| Circuit Breaker Housing App 20200403328 - FISCHER; ERICH ; et al. | 2020-12-24 |
| Mitigating power noise using a current supply Grant 10,461,715 - Schmidt , et al. Oc | 2019-10-29 |
| Power distribution system for connection to an AC voltage network Grant 10,411,457 - Fischer , et al. Sept | 2019-09-10 |
| Circuit breaker and method for operation thereof Grant 10,217,592 - Naumann , et al. Feb | 2019-02-26 |
| Power Distribution System For Connection To An Ac Voltage Network App 20180034260 - FISCHER; Erich ; et al. | 2018-02-01 |
| Circuit Breaker And Method For Operation Thereof App 20170345600 - NAUMANN; Michael ; et al. | 2017-11-30 |
| Power noise histogram of a computer system Grant 9,804,231 - Eckert , et al. October 31, 2 | 2017-10-31 |
| Transferring heat through an optical layer of integrated circuitry Grant 9,337,122 - Barowski , et al. May 10, 2 | 2016-05-10 |
| Transferring Heat Through An Optical Layer Of Integrated Circuitry App 20150221575 - Barowski; Harry ; et al. | 2015-08-06 |
| Device For The Safe Switching Of A Photovoltaic System App 20150179363 - WIERSCH; MARKUS ; et al. | 2015-06-25 |
| Transferring heat through an optical layer of integrated circuitry Grant 9,064,080 - Barowski , et al. June 23, 2 | 2015-06-23 |
| Transferring heat through an optical layer of integrated circuitry Grant 9,058,461 - Barowski , et al. June 16, 2 | 2015-06-16 |
| Updating interface settings for an interface Grant 9,008,196 - Angelotti , et al. April 14, 2 | 2015-04-14 |
| Integrated circuit package connected to an optical data transmission medium using a coolant Grant 8,989,532 - Barowski , et al. March 24, 2 | 2015-03-24 |
| Low latency data transfer between clock domains operated in various synchronization modes Grant 8,898,503 - Dreps , et al. November 25, 2 | 2014-11-25 |
| Power Noise Histogram Of A Computer System App 20140316725 - ECKERT; Martin ; et al. | 2014-10-23 |
| Integrated circuit package connected to a data transmission medium Grant 8,805,132 - Barowski , et al. August 12, 2 | 2014-08-12 |
| Switchgear unit for switching high DC voltages Grant 8,766,760 - Weber , et al. July 1, 2 | 2014-07-01 |
| Cost-function based routing techniques for reducing crosstalk in electronic package designs Grant 8,751,989 - Harrer , et al. June 10, 2 | 2014-06-10 |
| Low Latency Data Transfer Between Clock Domains Operated In Various Synchronization Modes App 20140136737 - Dreps; Daniel M. ; et al. | 2014-05-15 |
| Transferring Heat Through An Optical Layer Of Integrated Circuitry App 20140095121 - Barowski; Harry ; et al. | 2014-04-03 |
| Optimized semiconductor packaging in a three-dimensional stack Grant 8,476,112 - Barowski , et al. July 2, 2 | 2013-07-02 |
| Thermal power plane for integrated circuits Grant 8,427,833 - Barowski , et al. April 23, 2 | 2013-04-23 |
| Heat sink integrated power delivery and distribution for integrated circuits Grant 8,405,998 - Barowski , et al. March 26, 2 | 2013-03-26 |
| Optimized Semiconductor Packaging in a Three-Dimensional Stack App 20120290999 - Barowski; Harry ; et al. | 2012-11-15 |
| Updating Interface Settings For An Interface App 20120278519 - Angelotti; Frank W. ; et al. | 2012-11-01 |
| Switchgear Unit For Switching High Dc Voltages App 20120268233 - WEBER; WALDEMAR ; et al. | 2012-10-25 |
| Optimized semiconductor packaging in a three-dimensional stack Grant 8,253,234 - Barowski , et al. August 28, 2 | 2012-08-28 |
| Transferring Heat Through An Optical Layer Of Integrated Circuitry App 20120189243 - Barowski; Harry ; et al. | 2012-07-26 |
| Integrated Circuit Package Connected To An Optical Data Transmission Medium Using A Coolant App 20120147559 - Barowski; Harry ; et al. | 2012-06-14 |
| Integrated Circuit Package Connected To A Data Transmission Medium App 20120148187 - Barowski; Harry ; et al. | 2012-06-14 |
| Optimized Semiconductor Packaging in a Three-Dimensional Stack App 20120105144 - Barowski; Harry ; et al. | 2012-05-03 |
| Thermal Power Plane for Integrated Circuits App 20120105145 - Barowski; Harry ; et al. | 2012-05-03 |
| Heat Sink Integrated Power Delivery and Distribution for Integrated Circuits App 20120106074 - Barowski; Harry ; et al. | 2012-05-03 |
| Apparatus for balancing power plane pin currents in a printed wiring board using collinear slots Grant 8,053,675 - Harrer , et al. November 8, 2 | 2011-11-08 |
| Computer program for balancing power plane pin currents in a printed wiring board Grant 7,873,933 - Harrer , et al. January 18, 2 | 2011-01-18 |
| Door lock for an oven Grant 7,481,469 - Harrer January 27, 2 | 2009-01-27 |
| Space transforming land grid array interposers Grant 7,473,102 - Colgan , et al. January 6, 2 | 2009-01-06 |
| Apparatus For Balancing Power Plane Pin Currents In A Printed Wiring Board Using Collinear Slots App 20080257592 - Harrer; Hubert ; et al. | 2008-10-23 |
| Method for balancing power plane pin currents in a printed wiring board using collinear slots Grant 7,418,779 - Harrer , et al. September 2, 2 | 2008-09-02 |
| Computer Program For Balancing Power Plane Pin Currents In A Printed Wiring Board App 20080059919 - Harrer; Hubert ; et al. | 2008-03-06 |
| Door lock for an oven App 20070241568 - Harrer; Hubert | 2007-10-18 |
| Space transforming land grid array interposers App 20070232090 - Colgan; Evan George ; et al. | 2007-10-04 |
| Characterizing input/output models Grant 7,219,046 - Chen , et al. May 15, 2 | 2007-05-15 |
| Simulation management system Grant 7,131,080 - Chen , et al. October 31, 2 | 2006-10-31 |
| Electronic circuit design analysis system Grant 7,111,275 - Chen , et al. September 19, 2 | 2006-09-19 |
| Method and apparatus for balancing power plane pin currents in a printed wiring board App 20060169487 - Harrer; Hubert ; et al. | 2006-08-03 |
| Characterizing input/output models App 20050131664 - Chen, Zhaoqing ; et al. | 2005-06-16 |
| Door-locking assembly Grant 6,886,868 - Hengelein , et al. May 3, 2 | 2005-05-03 |
| Electronic circuit design analysis system App 20050050489 - Chen, Thaddeus ; et al. | 2005-03-03 |
| Simulation management system App 20050049841 - Chen, Thaddeus ; et al. | 2005-03-03 |
| Method for delta-noise reduction Grant 6,774,836 - Frech , et al. August 10, 2 | 2004-08-10 |
| Door-locking assembly App 20040140677 - Hengelein, Gunter ; et al. | 2004-07-22 |
| Method for delta-I noise reduction App 20040051511 - Frech, Roland ; et al. | 2004-03-18 |
| Door locking device for electric apparatus Grant 6,145,898 - Onderka , et al. November 14, 2 | 2000-11-14 |
| Method for reducing a transient thermal mismatch Grant 5,956,563 - Klink , et al. September 21, 1 | 1999-09-21 |
| Multilayer module with thinfilm redistribution area Grant 5,914,533 - Frech , et al. June 22, 1 | 1999-06-22 |
| Mesh planes for multilayer module Grant 5,812,380 - Frech , et al. September 22, 1 | 1998-09-22 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 