loadpatents
name:-0.043187141418457
name:-0.010195970535278
name:-0.024005889892578
Haratipour; Nazila Patent Filings

Haratipour; Nazila

Patent Applications and Registrations

Patent applications and USPTO patent grants for Haratipour; Nazila.The latest application filed is for "metal replacement plate line process for 3d-ferroelectric random (3d-fram)".

Company Profile
32.9.46
  • Haratipour; Nazila - Hillsboro OR
  • HARATIPOUR; Nazila - Portland OR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Thin-film transistors with vertical channels
Grant 11,450,750 - Haratipour , et al. September 20, 2
2022-09-20
Vertical thin-film transistors between metal layers
Grant 11,417,770 - Sharma , et al. August 16, 2
2022-08-16
Contact electrodes and dielectric structures for thin film transistors
Grant 11,398,560 - Dewey , et al. July 26, 2
2022-07-26
Metal Replacement Plate Line Process For 3d-ferroelectric Random (3d-fram)
App 20220208777 - HARATIPOUR; Nazila ;   et al.
2022-06-30
3d-ferroelectric Random (3d-fram) With Buried Trench Capacitors
App 20220208778 - HARATIPOUR; Nazila ;   et al.
2022-06-30
Field-effect Transistor (fet) With Self-aligned Ferroelectric Capacitor And Methods Of Fabrication
App 20220199833 - Shivaraman; Shriram ;   et al.
2022-06-23
Plate Line Architectures For 3d-ferroelectric Random Access Memory (3d-fram)
App 20220199635 - SHIVARAMAN; Shriram ;   et al.
2022-06-23
Thin Film Transistors Having U-shaped Features
App 20220149209 - DEWEY; Gilbert ;   et al.
2022-05-12
Relaxor ferroelectric capacitors and methods of fabrication
Grant 11,316,027 - Chang , et al. April 26, 2
2022-04-26
Vertical thin film transistors having self-aligned contacts
Grant 11,296,229 - Sharma , et al. April 5, 2
2022-04-05
Low Resistance Approaches For Fabricating Contacts And The Resulting Structures
App 20220102521 - DEWEY; Gilbert ;   et al.
2022-03-31
Dual Contact Process With Selective Deposition
App 20220102506 - COOK; Kevin ;   et al.
2022-03-31
Dual Contact Process With Stacked Metal Layers
App 20220102510 - COOK; Kevin ;   et al.
2022-03-31
Low Resistance And Reduced Reactivity Approaches For Fabricating Contacts And The Resulting Structures
App 20220102522 - DEWEY; Gilbert ;   et al.
2022-03-31
Thin film transistors having U-shaped features
Grant 11,264,512 - Dewey , et al. March 1, 2
2022-03-01
Transistor Structures With A Metal Oxide Contact Buffer
App 20220052200 - Dewey; Gilbert ;   et al.
2022-02-17
Applications Of Back-end-of-line (beol) Capacitors In Compute-in-memory (cim) Circuits
App 20220012581 - SHARMA; Abhishek ;   et al.
2022-01-13
Halogen Treatment For Nmos Contact Resistance Improvement
App 20210407902 - CHOUKSEY; Siddharth ;   et al.
2021-12-30
Ferroelectric Capacitors And Methods Of Fabrication
App 20210408018 - Haratipour; Nazila ;   et al.
2021-12-30
Memory Cells With Ferroelectric Capacitors Separate From Transistor Gate Stacks
App 20210398993 - Haratipour; Nazila ;   et al.
2021-12-23
Transistor structures with a metal oxide contact buffer
Grant 11,171,243 - Dewey , et al. November 9, 2
2021-11-09
Ferroelectric Or Anti-ferroelectric Trench Capacitor With Spacers For Sidewall Strain Engineering
App 20210343856 - Haratipour; Nazila ;   et al.
2021-11-04
Applications of back-end-of-line (BEOL) capacitors in compute-in-memory (CIM) circuits
Grant 11,138,499 - Sharma , et al. October 5, 2
2021-10-05
Relaxor Ferroelectric Capacitors And Methods Of Fabrication
App 20210305398 - Chang; Sou-Chi ;   et al.
2021-09-30
Ferroelectric or anti-ferroelectric trench capacitor with spacers for sidewall strain engineering
Grant 11,063,131 - Haratipour , et al. July 13, 2
2021-07-13
Multilayer High-k Gate Dielectric For A High Performance Logic Transistor
App 20210167182 - SUNG; Seung Hoon ;   et al.
2021-06-03
3d-ferroelectric Random Access Memory (3d-fram)
App 20210111179 - SHIVARAMAN; Shriram ;   et al.
2021-04-15
Transistor Structures With A Metal Oxide Contact Buffer
App 20200411692 - Dewey; Gilbert ;   et al.
2020-12-31
Vertical Transistors For Ultra-dense Logic And Memory Applications
App 20200411686 - Haratipour; Nazila ;   et al.
2020-12-31
Recessed Gate Oxide On The Sidewall Of Gate Trench
App 20200403081 - Sung; Seung Hoon ;   et al.
2020-12-24
Trench Capacitor With Extended Dielectric Layer
App 20200395435 - HARATIPOUR; NAZILA ;   et al.
2020-12-17
Ferroelectric Or Anti-ferroelectric Trench Capacitor With Spacers For Sidewall Strain Engineering
App 20200395460 - Haratipour; Nazila ;   et al.
2020-12-17
Mfm Capacitor With Multilayered Oxides And Metals And Processes For Forming Such
App 20200312949 - HARATIPOUR; Nazila ;   et al.
2020-10-01
Mfm Capacitor And Process For Forming Such
App 20200312950 - HARATIPOUR; Nazila ;   et al.
2020-10-01
Capacitor With Epitaxial Strain Engineering
App 20200286685 - Lin; Chia-Ching ;   et al.
2020-09-10
Ferroelectric Capacitor With Insulating Thin Film
App 20200286686 - Lin; Chia-Ching ;   et al.
2020-09-10
Ultra-dense Ferroelectric Memory With Self-aligned Patterning
App 20200286687 - Lin; Chia-Ching ;   et al.
2020-09-10
Thin-film Transistors With Vertical Channels
App 20200105892 - HARATIPOUR; Nazila ;   et al.
2020-04-02
Epitaxial Layers On Contact Electrodes For Thin-film Transistors
App 20200098875 - SUNG; Seung Hoon ;   et al.
2020-03-26
Spacer And Channel Layer Of Thin-film Transistors
App 20200098934 - SHIVARAMAN; Shriram ;   et al.
2020-03-26
Contact Electrodes And Dielectric Structures For Thin Film Transistors
App 20200098887 - DEWEY; Gilbert ;   et al.
2020-03-26
Contact Electrodes For Vertical Thin-film Transistors
App 20200098930 - LE; Van H. ;   et al.
2020-03-26
Vertical Thin-film Transistors Between Metal Layers
App 20200098931 - SHARMA; Abhishek ;   et al.
2020-03-26
Vertical Thin Film Transistors Having Self-aligned Contacts
App 20200006572 - SHARMA; Abhishek A. ;   et al.
2020-01-02
Thin Film Transistors Having U-shaped Features
App 20200006575 - DEWEY; Gilbert ;   et al.
2020-01-02
Vertical Architecture Of Thin Film Transistors
App 20190393356 - LE; Van H. ;   et al.
2019-12-26
Applications Of Back-end-of-line (beol) Capacitors In Compute-in-memory (cim) Circuits
App 20190138893 - SHARMA; Abhishek ;   et al.
2019-05-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed