HARADA; AKIHIKO

Patent Applications and Registrations

Patent applications and USPTO patent grants for HARADA; AKIHIKO.The latest application filed is for "method of manufacturing semiconductor device".

Company Profile

0.8.9

HARADA; AKIHIKO - Kuwana JP
Harada; Akihiko - Kawasaki JP
Harada; Akihiko - San Jose CA
Harada, Akihiko - San Josse CA
Harada; Akihiko - Tokyo JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method Of Manufacturing Semiconductor Device App 20140051222 - TERAHARA; MASANORI ; et al.	2014-02-20
Technique for measuring power source noise generated inside integrated circuit Grant 7,948,228 - Takemoto , et al. May 24, 2	2011-05-24
Power Source Noise Measuring Device, Integrated Circuit, And Semiconductor Device App 20100052726 - TAKEMOTO; Takahito ; et al.	2010-03-04
Power source noise measuring device, integrated circuit, and semiconductor device Grant 7,635,986 - Takemoto , et al. December 22, 2	2009-12-22
Semiconductor device using dynamic circuit Grant 7,535,790 - Harada May 19, 2	2009-05-19
Semiconductor Memory Device App 20080304338 - HARADA; Akihiko	2008-12-11
Power Source Noise Measuring Device, Integrated Circuit, And Semiconductor Devide App 20080106324 - TAKEMOTO; Takahito ; et al.	2008-05-08
Semiconductor device using dynamic circuit App 20070242556 - Harada; Akihiko	2007-10-18
Insulated gate type semiconductor device and method for fabricating same Grant 7,135,742 - Harada , et al. November 14, 2	2006-11-14
Optimal inductor management Grant 6,906,579 - Masleid , et al. June 14, 2	2005-06-14
Optimal inductor management App 20040135622 - Masleid, Robert P. ; et al.	2004-07-15
Four-state switched decoupling capacitor system for active power stabilizer Grant 6,744,242 - Giacomotto , et al. June 1, 2	2004-06-01
Complement reset multiplexer latch Grant 6,731,140 - Masleid , et al. May 4, 2	2004-05-04
Multilayer gate electrode structure with tilted on implantation Grant 6,730,976 - Harada , et al. May 4, 2	2004-05-04
Complement reset multiplexer latch App 20030231040 - Masleid, Robert P. ; et al.	2003-12-18
Semiconductor device having an improved multi-layer interconnection structure and manufacturing method thereof App 20030001270 - Haruhana, Hideyo ; et al.	2003-01-02
Semiconductor Device And Manufacturing Method Therefor App 20010003378 - HARADA, AKIHIKO ; et al.	2001-06-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.