HAQUE; Rezaul

Patent Applications and Registrations

Patent applications and USPTO patent grants for HAQUE; Rezaul.The latest application filed is for "memory cell sensing circuit with adjusted bias from pre-boost operation".

Company Profile

2.8.10

HAQUE; Rezaul - Folsom CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Memory Cell Sensing Circuit With Adjusted Bias From Pre-boost Operation App 20220172784 - RAJWADE; Shantanu R. ; et al.	2022-06-02
Memory access control Grant 10,802,742 - Haque , et al. October 13, 2	2020-10-13
Memory Access Control App 20190129642 - HAQUE; REZAUL ; et al.	2019-05-02
Memory access control Grant 10,095,437 - Haque , et al. October 9, 2	2018-10-09
Memory Access Control App 20170038997 - HAQUE; REZAUL ; et al.	2017-02-09
Data storage and processing algorithm for placement of multi-level flash cell (MLC) VT Grant 7,710,781 - Haque , et al. May 4, 2	2010-05-04
Multi-level memory cell sensing Grant 7,551,489 - Tedrow , et al. June 23, 2	2009-06-23
Memory array with pseudo single bit memory cell and method Grant 7,525,840 - Rahman , et al. April 28, 2	2009-04-28
Data Storage And Processing Algorithm For Placement Of Multi - Level Flash Cell (mlc) Vt App 20090080248 - Haque; Rezaul ; et al.	2009-03-26
Program-verify sensing for a multi-level cell (MLC) flash memory device Grant 7,489,555 - Haque , et al. February 10, 2	2009-02-10
Program-verify Sensing For A Multi-level Cell (mlc) Flash Memory Device App 20080316814 - Haque; Rezaul ; et al.	2008-12-25
Multi-level Cell Serial-parallel Sense Scheme For Non-volatile Flash Memory App 20080316813 - Haque; Rezaul	2008-12-25
Multi-level cell serial-parallel sense scheme for non-volatile flash memory Grant 7,463,514 - Haque December 9, 2	2008-12-09
Reducing read disturb in non-volatile multiple- level cell memories App 20080117675 - Haque; Rezaul ; et al.	2008-05-22
Memory Array with Psedudo Single Bit Memory Cell and Method App 20070268758 - Rahman; Ahsanur ; et al.	2007-11-22
Memory array with pseudo single bit memory cell and method Grant 7,272,041 - Rahman , et al. September 18, 2	2007-09-18
Multi-level memory cell sensing App 20070171708 - Tedrow; Kerry D. ; et al.	2007-07-26
Memory array with pseudo single bit memory cell and method App 20070002613 - Rahman; Ahsanur ; et al.	2007-01-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.