loadpatents
Patent applications and USPTO patent grants for Hao; Chung-Peng.The latest application filed is for "antifuse element".
Patent | Date |
---|---|
Antifuse element Grant 11,121,081 - Hao , et al. September 14, 2 | 2021-09-14 |
Antifuse Element App 20210118797 - HAO; Chung-Peng ;   et al. | 2021-04-22 |
Correction device Grant 10,985,783 - Hao April 20, 2 | 2021-04-20 |
Correction Device App 20210099189 - HAO; Chung-Peng | 2021-04-01 |
Drive level auto-tuning system, drive level auto-tuning method and non-transitory computer readable medium Grant 10,778,147 - Hao Sept | 2020-09-15 |
Integrated circuit device and circuitry Grant 10,769,553 - Hao Sep | 2020-09-08 |
Semiconductor device and method of sensing a change in a level of a liquid therein Grant 10,760,936 - Hao Sep | 2020-09-01 |
Integrated Circuit Device And Circuitry App 20200184365 - HAO; CHUNG-PENG | 2020-06-11 |
Drive Level Auto-tuning System, Drive Level Auto-tuning Method And Non-transitory Computer Readable Medium App 20200177127 - HAO; Chung-Peng | 2020-06-04 |
Semiconductor Device And Method Of Sensing A Change In A Level Of A Liquid Therein App 20200141786 - HAO; Chung-Peng | 2020-05-07 |
Method of forming gate structure Grant 7,094,638 - Huang , et al. August 22, 2 | 2006-08-22 |
STI forming method for improving STI step uniformity Grant 7,071,075 - Hao , et al. July 4, 2 | 2006-07-04 |
Damascene gate process Grant 6,984,566 - Hao , et al. January 10, 2 | 2006-01-10 |
Manufacturing method of a MOSFET gate Grant 6,977,134 - Hao , et al. December 20, 2 | 2005-12-20 |
Corner rounding process for partial vertical transistor Grant 6,929,996 - Hao , et al. August 16, 2 | 2005-08-16 |
STI forming method for improving STI step uniformity App 20050124134 - Hao, Chung-Peng ;   et al. | 2005-06-09 |
Method of forming shallow trench isolation with chamfered corners Grant 6,884,714 - Huang , et al. April 26, 2 | 2005-04-26 |
Method Of Forming Gate Structure App 20050085025 - Huang, Jin-Tau ;   et al. | 2005-04-21 |
Corner rounding process for partial vertical transistor App 20050042819 - Hao, Chung-Peng ;   et al. | 2005-02-24 |
Damascene gate process App 20050032359 - Hao, Chung-Peng ;   et al. | 2005-02-10 |
Method Of Forming Shallow Trench Isolation With Chamfered Corners App 20040198038 - Huang, Tse-Yao ;   et al. | 2004-10-07 |
Manufacturing method of a MOSFET gate App 20030232285 - Hao, Chung-Peng ;   et al. | 2003-12-18 |
Method of fabricating shallow trench isolation Grant 6,576,530 - Chen , et al. June 10, 2 | 2003-06-10 |
Shallow trench isolation having an etching stop layer and method for fabricating same Grant 6,403,483 - Hao , et al. June 11, 2 | 2002-06-11 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.