loadpatents
name:-0.0090961456298828
name:-0.011945009231567
name:-0.0032980442047119
Hanudel; Christopher D. Patent Filings

Hanudel; Christopher D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hanudel; Christopher D..The latest application filed is for "chip performance monitoring system and method".

Company Profile
2.13.9
  • Hanudel; Christopher D. - Essex Junction VT
  • Hanudel; Christopher D. - Williston VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Critical path delay prediction
Grant 10,169,500 - Charlebois , et al. J
2019-01-01
Chip performance monitoring system and method
Grant 10,006,964 - Charlebois , et al. June 26, 2
2018-06-26
Chip Performance Monitoring System And Method
App 20160231379 - Charlebois; Margaret R. ;   et al.
2016-08-11
Chip performance monitoring system and method
Grant 9,383,766 - Charlebois , et al. July 5, 2
2016-07-05
Flexible performance screen ring oscillator within a scan chain
Grant 9,188,643 - Charlebois , et al. November 17, 2
2015-11-17
Performance screen ring oscillator formed from paired scan chains
Grant 9,128,151 - Charlebois , et al. September 8, 2
2015-09-08
Performance screen ring oscillator formed from multi-dimensional pairings of scan chains
Grant 9,097,765 - Charlebois , et al. August 4, 2
2015-08-04
Chip Performance Monitoring System And Method
App 20140195196 - Charlebois; Margaret R. ;   et al.
2014-07-10
Ring oscillator
Grant 8,754,696 - Charlebois , et al. June 17, 2
2014-06-17
Flexible Performance Screen Ring Oscillator Within A Scan Chain
App 20140132290 - Charlebois; Margaret R. ;   et al.
2014-05-15
Ring Oscillator
App 20140028365 - Charlebois; Margaret R. ;   et al.
2014-01-30
Circuit design using design variable function slope sensitivity
Grant 8,464,199 - Charlebois , et al. June 11, 2
2013-06-11
Critical Path Delay Prediction
App 20130041608 - Charlebois; Margaret R. ;   et al.
2013-02-14
Method, circuit, and design structure for capturing data across a pseudo-synchronous interface
Grant 8,300,752 - Berhanu , et al. October 30, 2
2012-10-30
Method, circuit, and design structure for capturing data across a pseudo-synchronous interface
Grant 8,189,723 - Berhanu , et al. May 29, 2
2012-05-29
Method, Circuit, And Design Structure For Capturing Data Across A Pseudo-synchronous Interface
App 20100039150 - Berhanu; Malede W. ;   et al.
2010-02-18
Method, Circuit, And Design Structure For Capturing Data Across A Pseudo-synchronous Interface
App 20100040183 - Berhanu; Malede W. ;   et al.
2010-02-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed