Hanibuchi; Toshiaki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hanibuchi; Toshiaki.The latest application filed is for "asynchronous data transmitting apparatus".

Company Profile

0.12.2

Hanibuchi; Toshiaki - Tokyo JP
Hanibuchi; Toshiaki - Itami JP
Hanibuchi; Toshiaki - Hyogo JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Asynchronous data transmitting apparatus Grant 7,515,639 - Hanibuchi April 7, 2	2009-04-07
Asynchronous Data Transmitting Apparatus App 20080130763 - Hanibuchi; Toshiaki	2008-06-05
Asynchronous data transmitting apparatus Grant 7,376,190 - Hanibuchi May 20, 2	2008-05-20
Asynchronous data transmitting apparatus App 20040202253 - Hanibuchi, Toshiaki	2004-10-14
Bi-CMOS output buffer circuit for CMOS-to-ECL conversion Grant 5,561,382 - Ueda , et al. October 1, 1	1996-10-01
Buffer circuit using capacitors to control the slow rate of a driver transistor Grant 5,317,206 - Hanibuchi , et al. May 31, 1	1994-05-31
Neural network integrated circuit device having self-organizing function Grant 5,293,457 - Arima , et al. March 8, 1	1994-03-08
Neural network integrated circuit device having self-organizing function Grant 5,148,514 - Arima , et al. September 15, 1	1992-09-15
Semiconductor integrated circuit having region for forming complementary field effect transistors and region for forming bipolar transistors Grant 5,072,285 - Ueda , et al. December 10, 1	1991-12-10
Semiconductor integrated circuit device having input/output buffer cells each comprising a plurality of transistor regions arranged in a single line Grant 4,992,845 - Arakawa , et al. February 12, 1	1991-02-12
Semiconductor intergrated circuit device Grant 4,870,345 - Tomioka , et al. September 26, 1	1989-09-26
Semiconductor integrated circuit apparatus Grant 4,856,002 - Sakashita , et al. August 8, 1	1989-08-08
Semiconductor logic integrated circuit device having first and second operation modes for testing Grant 4,825,439 - Sakashita , et al. April 25, 1	1989-04-25
Semiconductor integrated circuit device having rest function Grant 4,780,666 - Sakashita , et al. October 25, 1	1988-10-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.