Hamzaoglu; Fatih

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hamzaoglu; Fatih.The latest application filed is for "capacitor separations in dielectric layers".

Company Profile

9.39.40

Hamzaoglu; Fatih - Portland OR
Hamzaoglu; Fatih - Hillsboro OR
Hamzaoglu; Fatih - Charlottesville VA
Hamzaoglu; Fatih - Beaverton OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Stacked thin-film transistor based embedded dynamic random-access memory Grant 11,450,669 - Sharma , et al. September 20, 2	2022-09-20
Semiconductor chip manufacturing process for integrating logic circuitry, embedded DRAM and embedded non-volatile ferroelectric random access memory (FERAM) on a same semiconductor die Grant 11,094,358 - Karpov , et al. August 17, 2	2021-08-17
Apparatus for low power write and read operations for resistive memory Grant 11,024,356 - Wei , et al. June 1, 2	2021-06-01
Memory Architecture At Back-end-of-line App 20200411524 - ARSLAN; Umut ; et al.	2020-12-31
Capacitor Separations In Dielectric Layers App 20200411520 - LAJOIE; Travis W. ; et al.	2020-12-31
Capacitor Connections In Dielectric Layers App 20200411525 - LAJOIE; Travis W. ; et al.	2020-12-31
Intermediate Separation Layers At The Back-end-of-line App 20200411426 - LAJOIE; Travis W. ; et al.	2020-12-31
Air Gaps And Capacitors In Dielectric Layers App 20200411635 - LAJOIE; Travis W. ; et al.	2020-12-31
Memory Cells Based On Vertical Thin-film Transistors App 20200194434 - ALZATE VINASCO; Juan G. ; et al.	2020-06-18
Two Transistor Memory Cell Using Stacked Thin-film Transistors App 20200091156 - Sharma; Abhishek A. ; et al.	2020-03-19
Stacked Thin-film Transistor Based Embedded Dynamic Random-access Memory App 20200035683 - Sharma; Abhishek A. ; et al.	2020-01-30
Apparatus For Low Power Write And Read Operations For Resistive Memory App 20200020378 - WEI; Liqiong ; et al.	2020-01-16
Apparatuses And Methods To Control Operations Performed On Resistive Memory Cells App 20200005866 - Jain; Pulkit ; et al.	2020-01-02
Apparatuses and methods to control operations performed on resistive memory cells Grant 10,515,697 - Jain , et al. Dec	2019-12-24
Apparatus for low power write and read operations for resistive memory Grant 10,438,640 - Wei , et al. O	2019-10-08
Semiconductor Chip Manufacturing Process For Integrating Logic Circuitry, Embedded Dram And Embedded Non-volatile Ferroelectric App 20190279697 - KARPOV; Ilya ; et al.	2019-09-12
Apparatus For Low Power Write And Read Operations For Resistive Memory App 20180342277 - WEI; Liqiong ; et al.	2018-11-29
Apparatus for low power write and read operations for resistive memory Grant 10,068,628 - Wei , et al. September 4, 2	2018-09-04
Memory cell with improved write margin Grant 9,978,447 - Wang , et al. May 22, 2	2018-05-22
Resistive memory write circuitry with bit line drive strength based on storage cell line resistance Grant 9,922,691 - Jain , et al. March 20, 2	2018-03-20
Low resistance bitline and sourceline apparatus for improving read and write operations of a nonvolatile memory Grant 9,865,322 - Dray , et al. January 9, 2	2018-01-09
Memory cell with retention using resistive memory Grant 9,805,790 - August , et al. October 31, 2	2017-10-31
Memory Cell With Improved Write Margin App 20170229166 - WANG; Yih ; et al.	2017-08-10
Apparatus for adjusting supply level to improve write margin of a memory cell Grant 9,666,268 - Wang , et al. May 30, 2	2017-05-30
Resistive Memory Write Circuitry With Bit Line Drive Strength Based On Storage Cell Line Resistance App 20170047105 - JAIN; PULKIT ; et al.	2017-02-16
Low Resistance Bitline And Sourceline Apparatus For Improving Read And Write Operations Of A Nonvolatile Memory App 20170018298 - Dray; Cyrille ; et al.	2017-01-19
Low resistance bitline and sourceline apparatus for improving read and write operations of a nonvolatile memory Grant 9,478,273 - Dray , et al. October 25, 2	2016-10-25
Methods and systems to read a magnetic tunnel junction (MTJ) based memory cell based on a pulsed read current Grant 9,455,011 - Raychowdhury , et al. September 27, 2	2016-09-27
Memory Cell With Retention Using Resistive Memory App 20160232968 - AUGUST; Nathaniel J. ; et al.	2016-08-11
Apparatus For Low Power Write And Read Operations For Resistive Memory App 20160125927 - WEI; Liqiong ; et al.	2016-05-05
Non-volatile latch using spin-transfer torque memory device Grant 9,330,747 - Wang , et al. May 3, 2	2016-05-03
Apparatuses and methods for detecting write completion for resistive memory Grant 9,286,976 - Lin , et al. March 15, 2	2016-03-15
Resistive memory write circuitry with bit line drive strength based on storage cell line resistance Grant 9,281,043 - Jain , et al. March 8, 2	2016-03-08
Memory Cell With Improved Write Margin App 20150235696 - WANG; Yih ; et al.	2015-08-20
Memory cell with improved write margin Grant 9,111,600 - Wang , et al. August 18, 2	2015-08-18
Methods And Systems To Read A Magnetic Tunnel Junction (mtj) Based Memory Cell Based On A Pulsed Read Current App 20150206564 - Raychowdhury; Arijit ; et al.	2015-07-23
Low Resistance Bitline And Sourceline Apparatus For Improving Read And Write Operations Of A Nonvolatile Memory App 20150117095 - Dray; Cyrille ; et al.	2015-04-30
Bitline floating during non-access mode for memory arrays Grant 8,982,659 - Chang , et al. March 17, 2	2015-03-17
Non-volatile Latch Using Spin-transfer Torque Memory Device App 20140340957 - WANG; Yih ; et al.	2014-11-20
Memory Cell With Improved Write Margin App 20140003181 - Wang; Yih ; et al.	2014-01-02
Nor logic word line selection Grant 8,547,777 - Ghosh , et al. October 1, 2	2013-10-01
NAND logic word line selection Grant 8,456,946 - Ghosh , et al. June 4, 2	2013-06-04
Adaptive and dynamic stability enhancement for memories Grant 8,451,670 - Kolar , et al. May 28, 2	2013-05-28
Hierarchical DRAM sensing Grant 8,406,073 - Somasekhar , et al. March 26, 2	2013-03-26
Nor logic word line selection App 20120163115 - Ghosh; Swaroop ; et al.	2012-06-28
NAND logic word line selection App 20120163114 - Ghosh; Swaroop ; et al.	2012-06-28
Adaptive and Dynamic Stability Enhancement for Memories App 20120075938 - Kolar; Pramod ; et al.	2012-03-29
Reduced Area Memory Array By Using Sense Amplifier As Write Driver App 20110149667 - Hamzaoglu; Fatih ; et al.	2011-06-23
Bitline Floating During Non-access Mode For Memory Arrays App 20110149666 - Chang; Tsung-Yung ; et al.	2011-06-23
Cache leakage shut-off mechanism Grant 7,657,767 - Rusu , et al. February 2, 2	2010-02-02
Memory with dynamically adjustable supply Grant 7,403,426 - Hamzaoglu , et al. July 22, 2	2008-07-22
Dynamic body bias with bias boost App 20070153610 - Hamzaoglu; Fatih ; et al.	2007-07-05
Six-transistor (6T) static random access memory (SRAM) with dynamically variable p-channel metal oxide semiconductor (PMOS) strength Grant 7,177,176 - Zheng , et al. February 13, 2	2007-02-13
Cache leakage shut-off mechanism App 20070005999 - Rusu; Stefan ; et al.	2007-01-04
Memory with dynamically adjustable supply App 20060268626 - Hamzaoglu; Fatih ; et al.	2006-11-30
Dynamic multi-Vcc scheme for SRAM cell stability control Grant 7,079,426 - Zhang , et al. July 18, 2	2006-07-18
Dynamic multi-Vcc scheme for SRAM cell stability control App 20060067134 - Zhang; Kevin ; et al.	2006-03-30
Six-transistor (6T) static random access memory (SRAM) with dynamically variable p-channel metal oxide semiconductor (PMOS) strength App 20060002177 - Zheng; Bo ; et al.	2006-01-05
Reduced read delay for single-ended sensing Grant 6,879,531 - Somasekhar , et al. April 12, 2	2005-04-12
Apparatus and method for a memory storage cell leakage cancellation scheme Grant 6,801,465 - Somasekhar , et al. October 5, 2	2004-10-05
Reduced read delay for single-ended sensing App 20040120199 - Somasekhar, Dinesh ; et al.	2004-06-24
Apparatus and method for a memory storage cell leakage cancellation scheme App 20030206468 - Somasekhar, Dinesh ; et al.	2003-11-06
Apparatus and method for a memory storage cell leakage cancellation scheme Grant 6,608,786 - Somasekhar , et al. August 19, 2	2003-08-19
Dual threshold SRAM cell for single-ended sensing Grant 6,519,176 - Hamzaoglu , et al. February 11, 2	2003-02-11
Apparatus and method for a memory storage cell leakage cancellation scheme App 20020141265 - Somasekhar, Dinesh ; et al.	2002-10-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.