Hampel; Craig

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hampel; Craig.The latest application filed is for "memory system with cached memory module operations".

Company Profile

6.30.29

Hampel; Craig - Los Altos CA
Hampel; Craig - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Memory System With Cached Memory Module Operations App 20220171721 - Ware; Frederick A. ; et al.	2022-06-02
Memory system topologies including a memory die stack Grant 11,328,764 - Shaeffer , et al. May 10, 2	2022-05-10
Memory system with cached memory module operations Grant 11,210,242 - Ware , et al. December 28, 2	2021-12-28
Memory System Topologies Including A Memory Die Stack App 20210375351 - Shaeffer; Ian ; et al.	2021-12-02
Memory system topologies including a memory die stack Grant 11,043,258 - Shaeffer , et al. June 22, 2	2021-06-22
System Including Hierarchical Memory Modules Having Different Types Of Integrated Circuit Memory Devices App 20210035652 - Hampel; Craig ; et al.	2021-02-04
Memory System With Cached Memory Module Operations App 20200364164 - Ware; Frederick A. ; et al.	2020-11-19
System including hierarchical memory modules having different types of integrated circuit memory devices Grant 10,755,794 - Hampel , et al. A	2020-08-25
Memory System Topologies Including A Memory Die Stack App 20200234756 - Shaeffer; Ian ; et al.	2020-07-23
Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device App 20200194052 - Shaeffer; Ian ; et al.	2020-06-18
Memory system with cached memory module operations Grant 10,678,719 - Ware , et al.	2020-06-09
Memory system topologies including a buffer device and an integrated circuit memory device Grant 10,672,458 - Shaeffer , et al.	2020-06-02
Memory system topologies including a buffer device and an integrated circuit memory device Grant 10,535,398 - Shaeffer , et al. Ja	2020-01-14
Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device App 20190259447 - Shaeffer; Ian ; et al.	2019-08-22
Memory system topologies including a buffer device and an integrated circuit memory device Grant 10,381,067 - Shaeffer , et al. A	2019-08-13
Memory System With Cached Memory Module Operations App 20180267911 - Ware; Frederick A. ; et al.	2018-09-20
Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device App 20180137909 - Shaeffer; Ian ; et al.	2018-05-17
Memory system topologies including a buffer device and an integrated circuit memory device Grant 9,865,329 - Shaeffer , et al. January 9, 2	2018-01-09
System Including Hierarchical Memory Modules Having Different Types Of Integrated Circuit Memory Devices App 20170365354 - Hampel; Craig ; et al.	2017-12-21
System including hierarchical memory modules having different types of integrated circuit memory devices Grant 9,767,918 - Hampel , et al. September 19, 2	2017-09-19
Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device App 20170186478 - Shaeffer; Ian ; et al.	2017-06-29
Memory system topologies including a buffer device and an integrated circuit memory device Grant 9,563,583 - Shaeffer , et al. February 7, 2	2017-02-07
System Including Hierarchical Memory Modules Having Different Types Of Integrated Circuit Memory Devices App 20170025187 - Hampel; Craig ; et al.	2017-01-26
System including hierarchical memory modules having different types of integrated circuit memory devices Grant 9,460,021 - Hampel , et al. October 4, 2	2016-10-04
Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device App 20160188498 - Shaeffer; Ian ; et al.	2016-06-30
System Including Hierarchical Memory Modules Having Different Types Of Integrated Circuit Memory Devices App 20160098354 - Hampel; Craig ; et al.	2016-04-07
Methods and circuits for dynamically scaling DRAM power and performance Grant 9,256,376 - Tsern , et al. February 9, 2	2016-02-09
System including hierarchical memory modules having different types of integrated circuit memory devices Grant 9,195,602 - Hampel , et al. November 24, 2	2015-11-24
Memory system topologies including a buffer device and an integrated circuit memory device Grant 9,117,035 - Shaeffer , et al. August 25, 2	2015-08-25
Methods and Circuits for Dynamically Scaling DRAM Power and Performance App 20150033044 - Tsern; Ely ; et al.	2015-01-29
Methods and circuits for dynamically scaling DRAM power and performance Grant 8,811,095 - Tsern , et al. August 19, 2	2014-08-19
Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device App 20140223068 - Shaeffer; Ian ; et al.	2014-08-07
System and Method for Writing Data to an RRAM Cell App 20130250657 - Haukness; Brent Steven ; et al.	2013-09-26
Memory system topologies including a buffer device and an integrated circuit memory device Grant 8,539,152 - Shaeffer , et al. September 17, 2	2013-09-17
Methods and Circuits for Dynamically Scaling DRAM Power and Performance App 20120327726 - Tsern; Ely ; et al.	2012-12-27
Memory system topologies including a buffer device and an integrated circuit memory device Grant 8,108,607 - Shaeffer , et al. January 31, 2	2012-01-31
Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device App 20110228614 - Shaeffer; Ian ; et al.	2011-09-22
System to detect and identify errors in control information, read data and/or write data Grant 7,836,378 - Shaeffer , et al. November 16, 2	2010-11-16
Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device App 20100146199 - Shaeffer; Ian ; et al.	2010-06-10
System including a buffered memory module Grant 7,729,151 - Tsern , et al. June 1, 2	2010-06-01
System Including Hierarchical Memory Modules Having Different Types Of Integrated Circuit Memory Devices App 20100115191 - Hampel; Craig ; et al.	2010-05-06
Memory system topologies including a buffer device and an integrated circuit memory device Grant 7,685,364 - Shaeffer , et al. March 23, 2	2010-03-23
Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device App 20090198924 - Shaeffer; Ian ; et al.	2009-08-06
Memory system topologies including a buffer device and an integrated circuit memory device Grant 7,562,271 - Shaeffer , et al. July 14, 2	2009-07-14
System To Detect And Identify Errors In Control Information, Read Data And/Or Write Data App 20080163007 - Shaeffer; Ian ; et al.	2008-07-03
Configurable width buffered module having a bypass circuit Grant 7,356,639 - Perego , et al. April 8, 2	2008-04-08
Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device App 20080080261 - Shaeffer; Ian ; et al.	2008-04-03
System to detect and identify errors in control information, read data and/or write data App 20070271495 - Shaeffer; Ian ; et al.	2007-11-22
System Including A Buffered Memory Module App 20070088995 - Tsern; Ely ; et al.	2007-04-19
Method and apparatus for position dependent data scheduling Grant 7,136,949 - Hampel November 14, 2	2006-11-14
Method and apparatus for position dependent data scheduling App 20050160208 - Hampel, Craig	2005-07-21
Method and apparatus for position dependent data scheduling Grant 6,877,054 - Hampel April 5, 2	2005-04-05
Configurable width buffered module having a bypass circuit App 20040256638 - Perego, Richard ; et al.	2004-12-23
Method and apparatus for position dependent data scheduling App 20030041197 - Hampel, Craig	2003-02-27
Method and apparatus for performing maskable multiple color block writes Grant 5,764,963 - Ware , et al. June 9, 1	1998-06-09
Cache system and method for prefetching of data Grant 5,537,573 - Ware , et al. July 16, 1	1996-07-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.