loadpatents
name:-0.012799978256226
name:-0.010259866714478
name:-0.001410961151123
Hamdan; Fadi Adel Patent Filings

Hamdan; Fadi Adel

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hamdan; Fadi Adel.The latest application filed is for "clock gating using a delay circuit".

Company Profile
0.10.10
  • Hamdan; Fadi Adel - Austin TX
  • Hamdan; Fadi Adel - Cary NC US
  • Hamdan; Fadi Adel - Raleigh NC
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Clock gating using a delay circuit
Grant 9,837,995 - Hamdan December 5, 2
2017-12-05
Clock Gating Using A Delay Circuit
App 20170033775 - Hamdan; Fadi Adel
2017-02-02
Circuits and methods for latch-tracking pulse generation
Grant 8,564,354 - Hamdan October 22, 2
2013-10-22
Latch circuits with synchronous data loading and self-timed asynchronous data capture
Grant 8,432,195 - Hoff , et al. April 30, 2
2013-04-30
Circuits And Methods For Latch-tracking Pulse Generation
App 20130033292 - Hamdan; Fadi Adel
2013-02-07
Circuits and methods employing a local power block for leakage reduction
Grant 8,314,643 - Hamdan , et al. November 20, 2
2012-11-20
Latch Circuits with Synchronous Data Loading and Self-Timed Asynchronous Data Capture
App 20120112813 - Hoff; David Paul ;   et al.
2012-05-10
Dual-path, multimode sequential storage element
Grant 7,725,792 - Garg , et al. May 25, 2
2010-05-25
Circuits and Methods Employing a Local Power Block for Leakage Reduction
App 20100019815 - Hamdan; Fadi Adel ;   et al.
2010-01-28
Circuit having a Local Power Block for Leakage Reduction
App 20090015321 - Hamdan; Fadi Adel ;   et al.
2009-01-15
Multimode, uniform-latency clock generation circuit
Grant 7,301,384 - Hamdan , et al. November 27, 2
2007-11-27
Method and apparatus for reducing clock enable setup time in a multi-enabled clock gating circuit
Grant 7,279,935 - Hamdan , et al. October 9, 2
2007-10-09
Multimode, uniform-latency clock generation circuit
App 20070229134 - Hamdan; Fadi Adel ;   et al.
2007-10-04
Method and apparatus for reducing clock enable setup time in a multi-enabled clock gating circuit
App 20070210833 - Hamdan; Fadi Adel ;   et al.
2007-09-13
Dual-path, multimode sequential storage element
App 20070208912 - Garg; Manish ;   et al.
2007-09-06
Automated test sequence editor and engine for transformer testing
Grant 6,788,077 - Hamdan September 7, 2
2004-09-07
Automated Test Sequence Editor And Engine For Transformer Testing
App 20040124860 - Hamdan, Fadi Adel
2004-07-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed