loadpatents
Patent applications and USPTO patent grants for Halfacre; Mark A..The latest application filed is for "memory device with interconnected polysilicon layers and method for making".
Patent | Date |
---|---|
Memory device with interconnected polysilicon layers and method for making Grant 4,774,202 - Pan , et al. September 27, 1 | 1988-09-27 |
Method for double doping sources and drains in an EPROM Grant 4,590,665 - Owens , et al. May 27, 1 | 1986-05-27 |
N- well CMOS process on a P substrate with double field guard rings and a PMOS buried channel Grant 4,574,467 - Halfacre , et al. March 11, 1 | 1986-03-11 |
Method for fabricating CMOS in P substrate with single guard ring using local oxidation Grant 4,385,947 - Halfacre , et al. May 31, 1 | 1983-05-31 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.