Hahn; Todd T.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Hahn; Todd T..The latest application filed is for "register file structures combining vector and scalar data with global and local accesses".
- Hahn; Todd T. - Sugar Land TX
- Hahn; Todd T. - Sugarland TX US
| Patent | Date |
|---|---|
| Nested loop control Grant 11,442,709 - Chirca , et al. September 13, 2 | 2022-09-13 |
| Register File Structures Combining Vector And Scalar Data With Global And Local Accesses App 20210357219 - Anderson; Timothy David ; et al. | 2021-11-18 |
| Nested Loop Control App 20210334103 - Chirca; Kai ; et al. | 2021-10-28 |
| Entering Protected Pipeline Mode With Clearing App 20210326136 - ANDERSON; Timothy D. ; et al. | 2021-10-21 |
| Register file structures combining vector and scalar data with global and local accesses Grant 11,080,047 - Anderson , et al. August 3, 2 | 2021-08-03 |
| Nested loop control Grant 11,055,095 - Chirca , et al. July 6, 2 | 2021-07-06 |
| Entering protected pipeline mode with clearing Grant 11,048,513 - Anderson , et al. June 29, 2 | 2021-06-29 |
| Nested Loop Control App 20200371762 - CHIRCA; Kai ; et al. | 2020-11-26 |
| Nested Loop Control App 20200371800 - CHIRCA; Kai ; et al. | 2020-11-26 |
| Nested loop control Grant 10,732,945 - Chirca , et al. | 2020-08-04 |
| Entering Protected Pipeline Mode With Clearing App 20190243648 - ANDERSON; Timothy D. ; et al. | 2019-08-08 |
| Register File Structures Combining Vector And Scalar Data With Global And Local Accesses App 20180300133 - Anderson; Timothy David ; et al. | 2018-10-18 |
| Register file structures combining vector and scalar data with global and local accesses Grant 10,007,518 - Anderson , et al. June 26, 2 | 2018-06-26 |
| Compiler-control method for load speculation in a statically scheduled microprocessor Grant 9,239,735 - Anderson , et al. January 19, 2 | 2016-01-19 |
| Compiler-control Method for Load Speculation In a Statically Scheduled Microprocessor App 20150026444 - Anderson; Timothy D. ; et al. | 2015-01-22 |
| Register File Structures Combining Vector And Scalar Data With Global And Local Accesses App 20150019836 - Anderson; Timothy David ; et al. | 2015-01-15 |
| Tiered register allocation Grant 8,549,466 - Sule , et al. October 1, 2 | 2013-10-01 |
| VLIW optional fetch packet header extends instruction set space Grant 7,673,119 - Asal , et al. March 2, 2 | 2010-03-02 |
| Software source transfer selects instruction word sizes Grant 7,581,082 - Hahn , et al. August 25, 2 | 2009-08-25 |
| Tiered Register Allocation App 20070022413 - Sule; Dineel Diwakar ; et al. | 2007-01-25 |
| Fetch Packet Header Extends Instruction Set Space App 20060259739 - Asal; Michael D. ; et al. | 2006-11-16 |
| Software Source Transfer Selects Instruction Word Sizes App 20060259740 - Hahn; Todd T. ; et al. | 2006-11-16 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 