loadpatents
name:-0.019239187240601
name:-0.033971071243286
name:-0.0091230869293213
Hagersten; Erik Patent Filings

Hagersten; Erik

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hagersten; Erik.The latest application filed is for "systems and methods for implementing coherent memory in a multiprocessor system".

Company Profile
7.30.16
  • Hagersten; Erik - Uppsala SE
  • Hagersten; Erik - Palo Alto CA
  • Hagersten; Erik - Mountain View CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Efficient early ordering mechanism
Grant 11,354,242 - Hagersten , et al. June 7, 2
2022-06-07
Systems And Methods For Implementing Coherent Memory In A Multiprocessor System
App 20220156191 - HAGERSTEN; Erik ;   et al.
2022-05-19
Systems and methods for implementing coherent memory in a multiprocessor system
Grant 11,237,969 - Hagersten , et al. February 1, 2
2022-02-01
Systems And Methods For Implementing Coherent Memory In A Multiprocessor System
App 20200364144 - HAGERSTEN; Erik ;   et al.
2020-11-19
Efficient Early Ordering Mechanism
App 20200293449 - HAGERSTEN; Erik ;   et al.
2020-09-17
Systems and methods for implementing coherent memory in a multiprocessor system
Grant 10,754,777 - Hagersten , et al. A
2020-08-25
Efficient early ordering mechanism
Grant 10,713,166 - Hagersten , et al.
2020-07-14
Systems and methods for reducing first level cache energy by eliminating cache address tags
Grant 10,671,543 - Hagersten , et al.
2020-06-02
Management of shared pipeline resource usage based on level information
Grant 10,409,725 - Hagersten , et al. Sept
2019-09-10
Systems and methods for implementing a tag-less shared cache and a larger backing cache
Grant 10,402,331 - Hagersten , et al. Sep
2019-09-03
Systems and methods for direct data access in multi-level cache memory hierarchies
Grant 10,402,344 - Hagersten , et al. Sep
2019-09-03
Systems And Methods For Implementing Coherent Memory In A Multiprocessor System
App 20180329819 - HAGERSTEN; Erik ;   et al.
2018-11-15
Efficient Early Ordering Mechanism
App 20180322053 - HAGERSTEN; Erik ;   et al.
2018-11-08
Tracking alternative cacheline placement locations in a cache hierarchy
Grant 10,031,849 - Hagersten , et al. July 24, 2
2018-07-24
Placement policy for memory hierarchies
Grant 10,019,368 - Hagersten , et al. July 10, 2
2018-07-10
Tracking Alternative Cacheline Placement Locations In A Cache Hierarchy
App 20150347298 - HAGERSTEN; Erik ;   et al.
2015-12-03
Placement Policy For Memory Hierarchies
App 20150347299 - HAGERSTEN; Erik ;   et al.
2015-12-03
Management Of Shared Pipeline Resource Usage Based On Level Information
App 20150347302 - HAGERSTEN; Erik ;   et al.
2015-12-03
Systems And Methods For Implementing A Tag-less Shared Cache And A Larger Backing Cache
App 20150347297 - HAGERSTEN; Erik ;   et al.
2015-12-03
Systems And Methods For Direct Data Access In Multi-level Cache Memory Hierarchies
App 20150143047 - HAGERSTEN; Erik ;   et al.
2015-05-21
Systems And Methods For Reducing First Level Cache Energy By Eliminating Cache Address Tags
App 20150143046 - HAGERSTEN; Erik ;   et al.
2015-05-21
System for and method of capturing performance characteristics data from a computer system and modeling target system performance
Grant 8,539,455 - Berg , et al. September 17, 2
2013-09-17
System for and method of capturing application characteristics data from a computer system and modeling target system
Grant 8,443,341 - Berg , et al. May 14, 2
2013-05-14
System for and method of capturing application characteristics data from a computer system and modeling target system
Grant 8,141,058 - Berg , et al. March 20, 2
2012-03-20
System For And Method Of Capturing Application Characteristics Data From A Computer System And Modeling Target System
App 20090125465 - Berg; Erik ;   et al.
2009-05-14
System for and method of capturing application characteristics data from a computer system and modeling target system
App 20090055594 - Berg; Erik ;   et al.
2009-02-26
System for and Method of Capturing Performance Characteristics Data From A Computer System and Modeling Target System Performance
App 20080244533 - Berg; Erik ;   et al.
2008-10-02
Multiprocessing systems employing hierarchical back-off locks
Grant 6,985,984 - Radovic , et al. January 10, 2
2006-01-10
Queuing delay limiter
Grant 6,772,244 - Nguyen , et al. August 3, 2
2004-08-03
Multiprocessing systems employing hierarchical back-off locks
App 20040098723 - Radovic, Zoran ;   et al.
2004-05-20
Queuing delay limiter
App 20030191875 - Nguyen, Hien H. ;   et al.
2003-10-09
System and method for accessing a shared computer resource using a lock featuring different spin speeds corresponding to multiple states
Grant 6,578,033 - Singhal , et al. June 10, 2
2003-06-10
Hybrid queue and backoff computer resource lock featuring different spin speeds corresponding to multiple-states
Grant 6,148,300 - Singhal , et al. November 14, 2
2000-11-14
Directory-based, shared-memory, scaleable multiprocessor computer system having deadlock-free transaction flow sans flow control protocol
Grant 6,141,692 - Loewenstein , et al. October 31, 2
2000-10-31
Method and apparatus providing short latency round-robin arbitration for access to a shared resource
Grant 5,987,549 - Hagersten , et al. November 16, 1
1999-11-16
Implementing snooping on a split-transaction computer system bus
Grant 5,978,874 - Singhal , et al. November 2, 1
1999-11-02
Method and apparatus extending coherence domain beyond a computer system bus
Grant 5,960,179 - Hagersten September 28, 1
1999-09-28
Split transaction snooping bus protocol
Grant 5,911,052 - Singhal , et al. June 8, 1
1999-06-08
Deterministic distributed multi-cache coherence method and system
Grant 5,893,160 - Loewenstein , et al. April 6, 1
1999-04-06
Hybrid NUMA COMA caching system and methods for selecting between the caching modes
Grant 5,893,144 - Wood , et al. April 6, 1
1999-04-06
Interrupt transfer management process and system for a multi-processor environment
Grant 5,842,026 - Wong-Chan , et al. November 24, 1
1998-11-24
Method and system for predicting addresses and prefetching data into a cache memory
Grant 5,802,566 - Hagersten September 1, 1
1998-09-01
Method and apparatus for selecting a way of a multi-way associative cache by storing waylets in a translation structure
Grant 5,778,427 - Hagersten , et al. July 7, 1
1998-07-07
Hybrid NUMA COMA caching system and methods for selecting between the caching modes
Grant 5,710,907 - Hagersten , et al. January 20, 1
1998-01-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed