loadpatents
Patent applications and USPTO patent grants for Hagemeyer; Peter.The latest application filed is for "layer arrangement and memory arrangement".
Patent | Date |
---|---|
Method for fabricating a layer arrangement, layer arrangement and memory arrangement Grant 7,713,810 - Hagemeyer , et al. May 11, 2 | 2010-05-11 |
Flash memory cell with buried floating gate and method for operating such a flash memory cell Grant 7,064,377 - Hagemeyer , et al. June 20, 2 | 2006-06-20 |
Layer arrangement and memory arrangement App 20060008959 - Hagemeyer; Peter ;   et al. | 2006-01-12 |
Flash memory cell with buried floating gate and method for operating such a flash memory cell App 20040228187 - Hagemeyer, Peter ;   et al. | 2004-11-18 |
Vertical transistor, memory arrangement and method for fabricating a vertical transistor Grant 6,768,166 - Hagemeyer July 27, 2 | 2004-07-27 |
Vertical transistor, memory arrangement and method for fabricating a vertical transistor App 20030015755 - Hagemeyer, Peter | 2003-01-23 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.