loadpatents
name:-0.027204036712646
name:-0.028127908706665
name:-0.004586935043335
Haess; Juergen Patent Filings

Haess; Juergen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Haess; Juergen.The latest application filed is for "cognitive binary coded decimal to binary number conversion hardware".

Company Profile
4.24.28
  • Haess; Juergen - Schoenaich DE
  • Haess; Juergen - Boeblingen DE
  • Haess; Juergen - Sindelfingen DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Cognitive binary coded decimal to binary number conversion hardware for evaluating a preferred instruction variant based on feedback
Grant 11,175,921 - Haess , et al. November 16, 2
2021-11-16
Clock-gating for multicycle instructions
Grant 10,552,167 - Haess , et al. Fe
2020-02-04
Cognitive Binary Coded Decimal To Binary Number Conversion Hardware
App 20190354373 - Haess; Juergen ;   et al.
2019-11-21
Decimal and binary floating point arithmetic calculations
Grant 10,416,962 - Carlough , et al. Sept
2019-09-17
Temporary pipeline marking for processor error workarounds
Grant 10,310,936 - Barak , et al.
2019-06-04
Clock-gating for multicycle instructions
Grant 9,977,680 - Haess , et al. May 22, 2
2018-05-22
Clock-gating For Multicycle Instructions
App 20180095767 - Haess; Juergen ;   et al.
2018-04-05
Clock-gating For Multicycle Instructions
App 20180095768 - Haess; Juergen ;   et al.
2018-04-05
Temporary Pipeline Marking For Processor Error Workarounds
App 20170123924 - Barak; Erez ;   et al.
2017-05-04
Temporary pipeline marking for processor error workarounds
Grant 9,588,852 - Barak , et al. March 7, 2
2017-03-07
Temporary pipeline marking for processor error workarounds
Grant 9,575,836 - Barak , et al. February 21, 2
2017-02-21
Using error correcting codes for parity purposes
Grant 9,529,664 - Dao , et al. December 27, 2
2016-12-27
Using Error Correcting Codes For Parity Purposes
App 20160357636 - Dao; Son T. ;   et al.
2016-12-08
Temporary Pipeline Marking For Processor Error Workarounds
App 20160357638 - Barak; Erez ;   et al.
2016-12-08
Using error correcting codes for parity purposes
Grant 9,513,987 - Dao , et al. December 6, 2
2016-12-06
Temporary pipeline marking for processor error workarounds
Grant 9,507,659 - Barak , et al. November 29, 2
2016-11-29
Temporary Pipeline Marking For Processor Error Workarounds
App 20160266963 - Barak; Erez ;   et al.
2016-09-15
Temporary Pipeline Marking For Processor Error Workarounds
App 20160266986 - Barak; Erez ;   et al.
2016-09-15
Using Error Correcting Codes For Parity Purposes
App 20160132385 - Dao; Son T. ;   et al.
2016-05-12
Using Error Correcting Codes For Parity Purposes
App 20160132390 - Dao; Son T. ;   et al.
2016-05-12
Decimal And Binary Floating Point Arithmetic Calculations
App 20160098249 - CARLOUGH; Steven R. ;   et al.
2016-04-07
Residue-based error detection for a processor execution unit that supports vector operations
Grant 9,170,771 - Boersma , et al. October 27, 2
2015-10-27
Residue-based error detection for a processor execution unit that supports vector operations
Grant 8,984,039 - Boersma , et al. March 17, 2
2015-03-17
Dynamic hardware trace supporting multiphase operations
Grant 8,909,994 - Carlough , et al. December 9, 2
2014-12-09
Dynamic hardware trace supporting multiphase operations
Grant 8,892,958 - Carlough , et al. November 18, 2
2014-11-18
Exponent Flow Checking
App 20140164463 - HAESS; JUERGEN ;   et al.
2014-06-12
Dynamic Hardware Trace Supporting Multiphase Operations
App 20140095941 - CARLOUGH; STEVEN R. ;   et al.
2014-04-03
Residue-based Exponent Flow Checking
App 20130339417 - Haess; Juergen ;   et al.
2013-12-19
Dynamic Hardware Trace Supporting Multiphase Operations
App 20130339802 - Carlough; Steven R. ;   et al.
2013-12-19
Residue-based Error Detection For A Processor Execution Unit That Supports Vector Operations
App 20130204916 - Boersma; Maarten ;   et al.
2013-08-08
System and method for a floating point unit with feedback prior to normalization and rounding
Grant 7,730,117 - Fleischer , et al. June 1, 2
2010-06-01
Common shift-amount calculation for binary and hex floating point
Grant 7,716,266 - Trong , et al. May 11, 2
2010-05-11
Floating point unit with fused multiply add and method for calculating a result with a floating point unit
Grant 7,461,117 - Trong , et al. December 2, 2
2008-12-02
High-sticky calculation in pipelined fused multiply/add circuitry
Grant 7,392,273 - Gerwig , et al. June 24, 2
2008-06-24
System and method for performing floating point store folding
Grant 7,188,233 - Haess , et al. March 6, 2
2007-03-06
Zero detect in partial sums while adding
App 20060184603 - Trong; Son Dao ;   et al.
2006-08-17
Floating point unit with fused multiply add and method for calculating a result with a floating point unit
App 20060184601 - Trong; Son Dao ;   et al.
2006-08-17
System and method for processing limited out-of-order execution of floating point loads
App 20060179286 - Haess; Juergen ;   et al.
2006-08-10
System and method for a fused multiply-add dataflow with early feedback prior to rounding
App 20060179096 - Fleischer; Bruce M. ;   et al.
2006-08-10
System and method for performing floating point store folding
App 20060179100 - Haess; Juergen ;   et al.
2006-08-10
System and method for a floating point unit with feedback prior to normalization and rounding
App 20060179097 - Fleischer; Bruce M. ;   et al.
2006-08-10
Common shift-amount calculation for binary and hex floating point
App 20060173946 - Trong; Son Dao ;   et al.
2006-08-03
I/O throughput by pre-termination arbitration
Grant 7,085,865 - Haess , et al. August 1, 2
2006-08-01
I/O throughput by pre-termination arbitration
App 20050060454 - Haess, Juergen ;   et al.
2005-03-17
High-sticky calculation in pipelined fused multiply/add circuitry
App 20040122886 - Gerwig, Guenter ;   et al.
2004-06-24
Examination of residues of data-conversions
Grant 6,694,344 - Gerwig , et al. February 17, 2
2004-02-17
System for transferring data between asynchronous data buses with a data buffer interposed in between the buses for synchronization of devices timed by different clocks
Grant 5,524,270 - Haess , et al. June 4, 1
1996-06-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed