Gutberlet; Peter Pius

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gutberlet; Peter Pius.The latest application filed is for "hierarchical presentation techniques for a design tool".

Company Profile

0.17.17

Gutberlet; Peter Pius - Wilsonville OR US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Hierarchical presentation techniques for a design tool Grant 8,522,197 - Gutberlet , et al. August 27, 2	2013-08-27
Structured algorithmic programming language approach to system design Grant 8,205,175 - Waters , et al. June 19, 2	2012-06-19
Interactive loop configuration in a behavioral synthesis tool Grant 8,146,030 - Burnette , et al. March 27, 2	2012-03-27
Hierarchical Presentation Techniques For A Design Tool App 20110138348 - Gutberlet; Peter Pius ; et al.	2011-06-09
Hierarchical presentation techniques for a design tool Grant 7,844,944 - Gutberlet , et al. November 30, 2	2010-11-30
Loop manipulation if a behavioral synthesis tool Grant 7,840,931 - Gutberlet , et al. November 23, 2	2010-11-23
Interactive interface resource allocation in a behavioral synthesis tool Grant 7,831,938 - Bowyer , et al. November 9, 2	2010-11-09
Hierarchical presentation techniques for a design tool Grant 7,712,050 - Gutberlet , et al. May 4, 2	2010-05-04
Interactive Loop Configuration In A Behavioral Synthesis Tool App 20090172634 - Burnette; David Gaines ; et al.	2009-07-02
Dynamic Pointer Dereferencing And Conversion To Static Hardware App 20090132979 - Waters; Simon Joshua ; et al.	2009-05-21
Interactive loop configuration in a behavioral synthesis tool Grant 7,496,864 - Burnette , et al. February 24, 2	2009-02-24
Loop manipulation in a behavioral synthesis tool Grant 7,412,684 - Gutberlet , et al. August 12, 2	2008-08-12
Array transformation in a behavioral synthesis tool App 20080172646 - Prakash; Shiv ; et al.	2008-07-17
Optimization Of Memory Accesses In A Circuit Design App 20080148215 - Gutberlet; Peter Pius ; et al.	2008-06-19
Structured Algorithmic Programming Language Approach To System Design App 20080141227 - Waters; Simon Joshua ; et al.	2008-06-12
Optimization of memory accesses in a circuit design Grant 7,353,491 - Gutberlet , et al. April 1, 2	2008-04-01
Interactive interface resource allocation in a behavioral synthesis tool App 20080077906 - Bowyer; Bryan Darrell ; et al.	2008-03-27
Array transformation in a behavioral synthesis tool Grant 7,310,787 - Prakash , et al. December 18, 2	2007-12-18
Structured algorithmic programming language approach to system design Grant 7,308,672 - Waters , et al. December 11, 2	2007-12-11
Interactive interface resource allocation in a behavioral synthesis tool Grant 7,302,670 - Bowyer , et al. November 27, 2	2007-11-27
Hierarchical presentation techniques for a design tool App 20070006125 - Gutberlet; Peter Pius ; et al.	2007-01-04
Hierarchical presentation techniques for a design tool App 20070006112 - Gutberlet; Peter Pius ; et al.	2007-01-04
Hierarchical presentation techniques for a design tool Grant 7,120,879 - Gutberlet , et al. October 10, 2	2006-10-10
Optimization of memory accesses in a circuit design App 20050273752 - Gutberlet, Peter Pius ; et al.	2005-12-08
Loop manipulation in a behavioral synthesis tool App 20050268271 - Gutberlet, Peter Pius ; et al.	2005-12-01
Interactive loop configuration in a behavioral synthesis tool App 20050028135 - Burnette, David Gaines ; et al.	2005-02-03
Interactive loop configuration in a behavioral synthesis tool Grant 6,817,007 - Burnette , et al. November 9, 2	2004-11-09
Interactive interface resource allocation in a behavioral synthesis tool App 20040111692 - Bowyer, Bryan Darrell ; et al.	2004-06-10
Structured algorithmic programming language approach to system design Grant 6,701,501 - Waters , et al. March 2, 2	2004-03-02
Array transformation in a behavioral synthesis tool. App 20030172055 - Prakash, Shiv ; et al.	2003-09-11
Hierarchical presentation techniques for a design tool App 20030033039 - Gutberlet, Peter Pius ; et al.	2003-02-13
Interactive loop configuration in a behavioral synthesis tool App 20020186246 - Burnette, David Gaines ; et al.	2002-12-12
Structured algorithmic programming language approach to system design App 20020133788 - Waters, Simon Joshua ; et al.	2002-09-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.