loadpatents
name:-0.0070259571075439
name:-0.0079498291015625
name:-0.0015771389007568
Gururajarao; Sumanth Katte Patent Filings

Gururajarao; Sumanth Katte

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gururajarao; Sumanth Katte.The latest application filed is for "fast and autonomous mechanism for cpu oc protection".

Company Profile
1.8.7
  • Gururajarao; Sumanth Katte - Dallas TX US
  • Gururajarao; Sumanth Katte - Richardson TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Fast and Autonomous mechanism for CPU OC protection
Grant 10,275,010 - Mair , et al.
2019-04-30
Fast and Autonomous Mechanism for CPU OC Protection
App 20170068296 - Mair; Hugh Thomas ;   et al.
2017-03-09
Low power clock gating circuit
Grant 9,148,145 - Gururajarao September 29, 2
2015-09-29
Low Power Clock Gating Circuit
App 20150155870 - Gururajarao; Sumanth Katte
2015-06-04
Low power clock gating circuit
Grant 8,981,815 - Gururajarao March 17, 2
2015-03-17
Low Power Clock Gating Circuit
App 20140292372 - Gururajarao; Sumanth Katte
2014-10-02
Slave latch controlled retention flop with lower leakage and higher performance
Grant 7,652,513 - Rao , et al. January 26, 2
2010-01-26
Ultra low area overhead retention flip-flop for power-down applications
Grant 7,639,056 - Gururajarao , et al. December 29, 2
2009-12-29
Power savings with a level-shifting boundary isolation flip-flop (LSIFF) and a clock controlled data retention scheme
Grant 7,622,955 - Vilangudipitchai , et al. November 24, 2
2009-11-24
Power Savings With A Level-shifting Boundary Isolation Flip-flop (lsiff) And A Clock Controlled Data Retention Scheme
App 20090262588 - VILANGUDIPITCHAI; RAMAPRASATH ;   et al.
2009-10-22
Slave latch controlled retention flop with lower leakage and higher performance
App 20090058484 - Rao; Bindu Prabhakar ;   et al.
2009-03-05
Ultra low area overhead retention flip-flop for power-down applications
App 20060267654 - Gururajarao; Sumanth Katte ;   et al.
2006-11-30
Ferroelectric latch
Grant 6,947,310 - Marshall , et al. September 20, 2
2005-09-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed