loadpatents
name:-0.020522117614746
name:-0.012542963027954
name:-0.00051999092102051
Guarini; Kathryn Wilder Patent Filings

Guarini; Kathryn Wilder

Patent Applications and Registrations

Patent applications and USPTO patent grants for Guarini; Kathryn Wilder.The latest application filed is for "nonvolatile memory device using semiconductor nanocrystals and method of forming same".

Company Profile
0.13.14
  • Guarini; Kathryn Wilder - Yorktown Heights NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Nonvolatile Memory Device Using Semiconductor Nanocrystals And Method Of Forming Same
App 20150200277 - Black; Charles T. ;   et al.
2015-07-16
Nonvolatile memory device using semiconductor nanocrystals and method of forming same
Grant 8,987,138 - Black , et al. March 24, 2
2015-03-24
Nonvolatile memory device using semiconductor nanocrystals and method forming same
Grant 8,273,665 - Black , et al. September 25, 2
2012-09-25
Nonvolative memory device using semiconductor nanocrystals and method of forming same
Grant 8,247,292 - Black , et al. August 21, 2
2012-08-21
Nonvolative Memory Device Using Semiconductor Nanocrystals And Method Of Forming Same
App 20110201182 - Black; Charles T. ;   et al.
2011-08-18
Method of forming a nonvolatile memory device using semiconductor nanoparticles
Grant 7,985,686 - Black , et al. July 26, 2
2011-07-26
Nonvolatile Memory Device Using Semiconductor Nanocrystals And Method Of Forming Same
App 20110129973 - Black; Charles T. ;   et al.
2011-06-02
Low temperature fusion bonding with high surface energy using a wet chemical treatment
Grant 7,713,837 - Chan , et al. May 11, 2
2010-05-11
Nonvolatile Memory Device Using Semiconductor Nanocrystals And Method Forming Same
App 20090311851 - Black; Charles T. ;   et al.
2009-12-17
Low temperature fusion bonding with high surface energy using a wet chemical treatment
Grant 7,566,631 - Chan , et al. July 28, 2
2009-07-28
Self-aligned silicide process for silicon sidewall source and drain contacts and structure formed thereby
Grant 7,498,640 - Cabral, Jr. , et al. March 3, 2
2009-03-03
Low Temperature Fusion Bonding With High Surface Energy Using A Wet Chemical Treatment
App 20080227270 - Chan; Kevin K. ;   et al.
2008-09-18
Low temperature fusion bonding with high surface energy using a wet chemical treatment
App 20060194414 - Chan; Kevin K. ;   et al.
2006-08-31
Nonvolatile memory device using semiconductor nanocrystals and method of forming same
App 20060163646 - Black; Charles T. ;   et al.
2006-07-27
Nonvolatile memory device using semiconductor nanocrystals and method of forming same
Grant 7,045,851 - Black , et al. May 16, 2
2006-05-16
Nonvolatile memory device using semiconductor nanocrystals and method of forming same
App 20040256662 - Black, Charles T. ;   et al.
2004-12-23
Low temperature fusion bonding with high surface energy using a wet chemical treatment
App 20040126993 - Chan, Kevin K. ;   et al.
2004-07-01
Self-aligned silicide process for silicon sidewall source and drain contacts and structure formed thereby
App 20040108598 - Cabral, Cyril JR. ;   et al.
2004-06-10
Self-aligned silicide process utilizing ion implants for reduced silicon consumption and control of the silicide formation temperature and structure formed thereby
Grant 6,716,708 - Cabral, Jr. , et al. April 6, 2
2004-04-06
Self-aligned silicide process for silicon sidewall source and drain contacts
Grant 6,645,861 - Cabral, Jr. , et al. November 11, 2
2003-11-11
Self-aligned silicide process utilizing ion implants for reduced silicon consumption and control of the silicide formation temperature and structure formed thereby
App 20030132487 - Cabral, Cyril JR. ;   et al.
2003-07-17
Self-aligned silicide process utilizing ion implants for reduced silicon consumption and control of the silicide formation temperature and structure formed thereby
Grant 6,555,880 - Cabral, Jr. , et al. April 29, 2
2003-04-29
Self-aligned silicide process utilizing ion implants for reduced silicon consumption and control of the silicide formation temperature and structure formed thereby
App 20020185691 - Cabral, Cyril JR. ;   et al.
2002-12-12
Self-aligned silicide process for silicon sidewall source and drain contacts and structure formed thereby
App 20020155690 - Cabral, Cyril JR. ;   et al.
2002-10-24
Self-aligned silicide process for reduction of Si consumption in shallow junction and thin SOI electronic devices
Grant 6,444,578 - Cabral, Jr. , et al. September 3, 2
2002-09-03
Self-aligned silicide process for reduction of Si consumption in shallow junction and thin SOI electronic devices
App 20020115262 - Cabral, Cyril JR. ;   et al.
2002-08-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed