loadpatents
Patent applications and USPTO patent grants for Gruodis; Algirdas J..The latest application filed is for "parallel operation linear feedback shift register".
Patent | Date |
---|---|
Parallel operation linear feedback shift register Grant 5,412,665 - Gruodis , et al. May 2, 1 | 1995-05-02 |
Per pin circuit test system having N-bit pin interface providing speed improvement with frequency multiplexing Grant 5,381,421 - Dickol , et al. January 10, 1 | 1995-01-10 |
Test pattern generator for testing embedded arrays Grant 5,285,453 - Gruodis February 8, 1 | 1994-02-08 |
Per-pin integrated circuit test system having n-bit interface Grant 5,127,011 - Combs , et al. June 30, 1 | 1992-06-30 |
Distributed pattern generator Grant 4,639,919 - Chang , et al. January 27, 1 | 1987-01-27 |
Integrated circuit layout utilizing separated active circuit and wiring regions Grant T100,501 - Balyoz , et al. April 7, 1 | 1981-04-07 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.