loadpatents
Patent applications and USPTO patent grants for GROVER; Anuj.The latest application filed is for "tagged memory operated at lower vmin in error tolerant system".
Patent | Date |
---|---|
Tagged Memory Operated At Lower Vmin In Error Tolerant System App 20220269410 - CHAWLA; Nitin ;   et al. | 2022-08-25 |
High Density Array, In Memory Computing App 20220238150 - GROVER; Anuj ;   et al. | 2022-07-28 |
Memory calibration device, system and method Grant 11,398,289 - Roy , et al. July 26, 2 | 2022-07-26 |
Tagged memory operated at lower vmin in error tolerant system Grant 11,360,667 - Chawla , et al. June 14, 2 | 2022-06-14 |
High-density array, in memory computing Grant 11,335,397 - Grover , et al. May 17, 2 | 2022-05-17 |
Memory Management Device, System And Method App 20220139453 - CHAWLA; Nitin ;   et al. | 2022-05-05 |
Memory management device, system and method Grant 11,257,543 - Chawla , et al. February 22, 2 | 2022-02-22 |
In-memory Compute Array With Integrated Bias Elements App 20210343334 - GROVER; Anuj ;   et al. | 2021-11-04 |
In-memory compute array with integrated bias elements Grant 11,094,376 - Grover , et al. August 17, 2 | 2021-08-17 |
Streaming Access Memory Device, System And Method App 20210241806 - CHAWLA; Nitin ;   et al. | 2021-08-05 |
Memory Calibration Device, System And Method App 20210233600 - ROY; Tanmoy ;   et al. | 2021-07-29 |
Computing System Power Management Device, System And Method App 20210181828 - CHAWLA; Nitin ;   et al. | 2021-06-17 |
Tagged Memory Operated At Lower Vmin In Error Tolerant System App 20210072894 - CHAWLA; Nitin ;   et al. | 2021-03-11 |
Memory Computing, High-density Array App 20210065776 - GROVER; Anuj ;   et al. | 2021-03-04 |
Memory Management Device, System And Method App 20200411089 - CHAWLA; Nitin ;   et al. | 2020-12-31 |
Elements For In-memory Compute App 20200387352 - CHAWLA; Nitin ;   et al. | 2020-12-10 |
In-memory Compute Array With Integrated Bias Elements App 20200388330 - GROVER; Anuj ;   et al. | 2020-12-10 |
Low voltage, master-slave flip-flop Grant 10,637,447 - Tripathi , et al. | 2020-04-28 |
Low Voltage, Master-slave Flip-flop App 20190273484 - TRIPATHI; Alok Kumar ;   et al. | 2019-09-05 |
Low voltage, master-slave flip-flop Grant 10,277,207 - Tripathi , et al. | 2019-04-30 |
SRAM cell and cell layout method Grant 9,305,633 - Grover , et al. April 5, 2 | 2016-04-05 |
Wide voltage range high performance sense amplifier Grant 9,177,637 - Grover , et al. November 3, 2 | 2015-11-03 |
SRAM Cell and Cell Layout Method App 20150302917 - Grover; Anuj ;   et al. | 2015-10-22 |
Memory with an assist determination controller and associated methods Grant 8,982,651 - Grover , et al. March 17, 2 | 2015-03-17 |
Memory With An Assist Determination Controller And Associated Methods App 20140293723 - Grover; Anuj ;   et al. | 2014-10-02 |
Data-dependent pullup transistor supply and body bias voltage application for a static random access memory (SRAM) cell Grant 8,724,374 - Grover , et al. May 13, 2 | 2014-05-13 |
Data-dependent Pullup Transistor Supply And Body Bias Voltage Application For A Static Random Access Memory (sram) Cell App 20140112081 - Grover; Anuj ;   et al. | 2014-04-24 |
Low voltage write time enhanced SRAM cell and circuit extensions Grant 8,654,570 - Grover , et al. February 18, 2 | 2014-02-18 |
Low Voltage Write Time Enhanced Sram Cell And Circuit Extensions App 20130170289 - Grover; Anuj ;   et al. | 2013-07-04 |
Sram Dimensioned To Provide Beta Ratio Supporting Read Stability And Reduced Write Time App 20130058155 - Callen; Olivier ;   et al. | 2013-03-07 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.