loadpatents
name:-0.075117111206055
name:-0.053282022476196
name:-0.010027170181274
GRENOUILLET; Laurent Patent Filings

GRENOUILLET; Laurent

Patent Applications and Registrations

Patent applications and USPTO patent grants for GRENOUILLET; Laurent.The latest application filed is for "matrix of elementary switches forming a message, associated reading and writing methods".

Company Profile
10.60.61
  • GRENOUILLET; Laurent - GRENOBLE CEDEX 09 FR
  • GRENOUILLET; Laurent - Grenoble Cedex FR
  • Grenouillet; Laurent - Rives FR
  • Grenouillet; Laurent - Claix FR
  • Grenouillet; Laurent - Grenoble FR
  • Grenouillet; Laurent - Albany NY
  • Grenouillet; Laurent - Rives sur Fure FR
  • Grenouillet; Laurent - River Sur Fure FR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Matrix Of Elementary Switches Forming A Message, Associated Reading And Writing Methods
App 20220223206 - GRENOUILLET; Laurent ;   et al.
2022-07-14
Method For Increasing The Surface Roughness Of A Metal Layer
App 20220172959 - POLLET; Olivier ;   et al.
2022-06-02
Method For Increasing The Surface Roughness Of A Metal Layer
App 20220173163 - POSSEME; Nicolas ;   et al.
2022-06-02
Resistive Memory With A Switching Zone Between Two Dielectric Regions Having Different Doping And/or Dielectric Constants
App 20220069217 - GRENOUILLET; Laurent ;   et al.
2022-03-03
Process for producing FET transistors
Grant 11,264,479 - Grenouillet , et al. March 1, 2
2022-03-01
Oxide-based resistive non-volatile memory cell and method for manufacturing same
Grant 11,189,792 - Grenouillet , et al. November 30, 2
2021-11-30
Method for fabricating a ferroelectric memory and method for co-fabrication of a ferroelectric memory and of a resistive memory
Grant 11,145,663 - Grenouillet , et al. October 12, 2
2021-10-12
Device for selecting a memory cell
Grant 10,985,317 - Barlas , et al. April 20, 2
2021-04-20
Photosensitive detector with self-aligned 3D junction and gate
Grant 10,777,701 - Kadura , et al. Sept
2020-09-15
Method For Fabricating A Ferroelectric Memory And Method For Co-fabrication Of A Ferroelectric Memory And Of A Resistive Memory
App 20200194442 - GRENOUILLET; Laurent ;   et al.
2020-06-18
Device For Selecting A Storage Cell
App 20200127199 - BARLAS; Mario ;   et al.
2020-04-23
Transistor having structured source and drain regions and production method thereof
Grant 10,453,960 - Mazzocchi , et al. Oc
2019-10-22
Non-volatile memory allowing a high integration density
Grant 10,446,564 - Portal , et al. Oc
2019-10-15
Oxide-based Resistive Non-volatile Memory Cell And Method For Manufacturing Same
App 20190280203 - GRENOUILLET; Laurent ;   et al.
2019-09-12
Method to increase strain in a semiconductor region for forming a channel of the transistor
Grant 10,347,721 - Reboh , et al. July 9, 2
2019-07-09
Method for producing on the same transistors substrate having different characteristics
Grant 10,347,545 - Grenouillet , et al. July 9, 2
2019-07-09
Method For Fabricating An Oxram Memory Location For Limiting Dispersions
App 20190173005 - Barlas; Marios ;   et al.
2019-06-06
Front-illuminated photosensitive logic cell
Grant 10,290,667 - Rozeau , et al.
2019-05-14
Photosensitive Detector With Self-aligned 3d Junction And Gate
App 20190074398 - Kadura; Lina ;   et al.
2019-03-07
Non-volatile Memory Allowing A High Integration Density
App 20180331115 - Portal; Jean-Michel ;   et al.
2018-11-15
Transistor Having Structured Source And Drain Regions And Production Method Thereof
App 20180261697 - Mazzocchi; Vincent ;   et al.
2018-09-13
Method for producing on the same transistors substrate having different characteristics
Grant 10,026,657 - Posseme , et al. July 17, 2
2018-07-17
Method for patterning a thin film
Grant 10,014,183 - Reboh , et al. July 3, 2
2018-07-03
Method of fabricating a transistor channel structure with uniaxial strain
Grant 9,935,019 - Reboh , et al. April 3, 2
2018-04-03
Method To Increase Strain In A Semiconductor Region For Forming A Channel Of The Transistor
App 20180082837 - REBOH; Shay ;   et al.
2018-03-22
Method for fabrication of a field-effect with reduced stray capacitance
Grant 9,911,820 - Le Royer , et al. March 6, 2
2018-03-06
Method For Producing On The Same Transistors Substrate Having Different Characteristics
App 20170358502 - GRENOUILLET; Laurent ;   et al.
2017-12-14
Method For Patterning A Thin Film
App 20170358459 - REBOH; Shay ;   et al.
2017-12-14
Integrated circuit cointegrating a FET transistor and a RRAM memory point
Grant 9,831,288 - Grenouillet , et al. November 28, 2
2017-11-28
Method For Producing On The Same Transistors Substrate Having Different Characteristics
App 20170338157 - POSSEME; Nicolas ;   et al.
2017-11-23
Method For Fabrication Of A Field-effect With Reduced Stray Capacitance
App 20170271470 - LE ROYER; Cyrille ;   et al.
2017-09-21
Process for fabricating an integrated circuit cointegrating a FET transistor and an OxRAM memory location
Grant 9,711,567 - Grenouillet , et al. July 18, 2
2017-07-18
Integrated Circuit Cointegrating A Fet Transistor And A Rram Memory Point
App 20170179196 - GRENOUILLET; Laurent ;   et al.
2017-06-22
Method for manufacturing a fin MOS transistor
Grant 9,673,329 - Morand , et al. June 6, 2
2017-06-06
Front-illuminated Photosensitive Logic Cell
App 20170125458 - ROZEAU; Olivier ;   et al.
2017-05-04
CMOS in situ doped flow with independently tunable spacer thickness
Grant 9,634,103 - Vinet , et al. April 25, 2
2017-04-25
Low leakage dual STI integrated circuit including FDSOI transistors
Grant 9,601,511 - Vinet , et al. March 21, 2
2017-03-21
Method of localized annealing of semi-conducting elements using a reflective area
Grant 9,601,352 - Ouerghi , et al. March 21, 2
2017-03-21
Method Of Fabricating A Transistor Channel Structure With Uniaxial Strain
App 20170076997 - REBOH; Shay ;   et al.
2017-03-16
Dual STI integrated circuit including FDSOI transistors and method for manufacturing the same
Grant 9,570,465 - Vinet , et al. February 14, 2
2017-02-14
Method of etching a crystalline semiconductor material by ion implantation and then chemical etching based on hydrogen chloride
Grant 9,570,340 - Grenouillet , et al. February 14, 2
2017-02-14
Local strain generation in an SOI substrate
Grant 9,502,558 - Reboh , et al. November 22, 2
2016-11-22
Method For Fabricating An Integrated Circuit Co-integrating A Fet Transistor And An Oxram Memory Point
App 20160300884 - GRENOUILLET; Laurent ;   et al.
2016-10-13
Method for fabricating microelectronic devices with isolation trenches partially formed under active regions
Grant 9,437,474 - Grenouillet , et al. September 6, 2
2016-09-06
Method for producing a silicon-germanium film with variable germanium content
Grant 9,425,051 - Vinet , et al. August 23, 2
2016-08-23
Defective P-N junction for backgated fully depleted silicon on insulator mosfet
Grant 9,373,507 - Cheng , et al. June 21, 2
2016-06-21
Uniaxially-strained Fd-soi Finfet
App 20160133692 - Morin; Pierre ;   et al.
2016-05-12
Transistor with reduced parasitic capacitance and access resistance of the source and drain, and method of fabrication of the same
Grant 9,337,350 - Posseme , et al. May 10, 2
2016-05-10
Method Of Localized Annealing Of Semi-conducting Elements Using A Reflective Area
App 20160093507 - OUERGHI; Issam ;   et al.
2016-03-31
Method For Manufacturing A Fin Mos Transistor
App 20160087092 - Morand; Yves ;   et al.
2016-03-24
Dual channel hybrid semiconductor-on-insulator semiconductor devices
Grant 9,293,474 - Cheng , et al. March 22, 2
2016-03-22
Uniaxially-strained Fd-soi Finfet
App 20160035820 - Morin; Pierre ;   et al.
2016-02-04
Cmos In Situ Doped Flow With Independently Tunable Spacer Thickness
App 20160035843 - VINET; Maud ;   et al.
2016-02-04
Uniaxially-strained FD-SOI finFET
Grant 9,252,208 - Morin , et al. February 2, 2
2016-02-02
Low Leakage Dual Sti Integrated Circuit Including Fdsoi Transistors
App 20160013206 - VINET; Maud ;   et al.
2016-01-14
Dual Sti Integrated Circuit Including Fdsoi Transistors And Method For Manufacturing The Same
App 20160013205 - VINET; Maud ;   et al.
2016-01-14
Method for manufacturing a fin MOS transistor
Grant 9,236,478 - Morand , et al. January 12, 2
2016-01-12
Generation Of Localized Strain In A Soi Substrate
App 20160005862 - REBOH; Shay ;   et al.
2016-01-07
Method for treating the surface of a silicon substrate
Grant 9,231,062 - Le Tiec , et al. January 5, 2
2016-01-05
Photonic Cmos Inverter
App 20150338720 - GRENOUILLET; Laurent ;   et al.
2015-11-26
Method For Fabricating Microelectronic Devices With Isolation Trenches Partially Formed Under Active Regions
App 20150294903 - Grenouillet; Laurent ;   et al.
2015-10-15
Process For Producing Fet Transistors
App 20150295066 - Grenouillet; Laurent ;   et al.
2015-10-15
Dual Channel Hybrid Semiconductor-on-insulator Semiconductor Devices
App 20150279861 - Cheng; Kangguo ;   et al.
2015-10-01
Field effect device provided with a thinned counter-electrode and method for fabricating
Grant 9,123,814 - Grenouillet , et al. September 1, 2
2015-09-01
Contact isolation scheme for thin buried oxide substrate devices
Grant 9,105,691 - Cheng , et al. August 11, 2
2015-08-11
Method Of Etching A Crystalline Semiconductor Material By Ion Implantation And Then Chemical Etching Based On Hydrogen Chloride
App 20150214099 - Grenouillet; Laurent ;   et al.
2015-07-30
Method to prepare semi-conductor device comprising a selective etching of a silicium--germanium layer
Grant 9,076,732 - Le Tiec , et al. July 7, 2
2015-07-07
Method for producing a field effect transistor with implantation through the spacers
Grant 9,070,709 - Posseme , et al. June 30, 2
2015-06-30
Defective P-n Junction For Backgated Fully Depleted Silicon On Insulator Mosfet
App 20150179453 - CHENG; KANGGUO ;   et al.
2015-06-25
Dual channel hybrid semiconductor-on-insulator semiconductor devices
Grant 9,059,041 - Cheng , et al. June 16, 2
2015-06-16
Field effect transistor with offset counter-electrode contact
Grant 8,994,142 - Vinet , et al. March 31, 2
2015-03-31
Microelectronic device with isolation trenches extending under an active area
Grant 8,987,854 - Vinet , et al. March 24, 2
2015-03-24
Method for producing a transistor structure with superimposed nanowires and with a surrounding gate
Grant 8,969,148 - Vinet , et al. March 3, 2
2015-03-03
Defective P-N junction for backgated fully depleted silicon on insulator MOSFET
Grant 8,969,966 - Cheng , et al. March 3, 2
2015-03-03
Method For Separation Between An Active Zone Of A Substrate And Its Back Face Or A Portion Of Its Back Face
App 20150056734 - Grenouillet; Laurent ;   et al.
2015-02-26
Dual Channel Hybrid Semiconductor-on-insulator Semiconductor Devices
App 20150008520 - Cheng; Kangguo ;   et al.
2015-01-08
Method for producing a silicon-germanium film with variable germanium content
App 20140349460 - VINET; Maud ;   et al.
2014-11-27
UTBB CMOS imager having a diode junction in a photosensitive area thereof
Grant 8,890,219 - Grenouillet , et al. November 18, 2
2014-11-18
Method for producing a field effect transistor with a SiGe channel by ion implantation
Grant 8,877,618 - Grenouillet , et al. November 4, 2
2014-11-04
Defective P-n Junction For Backgated Fully Depleted Silicon On Insulator Mosfet
App 20140312461 - Cheng; Kangguo ;   et al.
2014-10-23
Contact Isolation Scheme For Thin Buried Oxide Substrate Devices
App 20140302661 - Cheng; Kangguo ;   et al.
2014-10-09
Method For Manufacturing A Fin Mos Transistor
App 20140246723 - MORAND; YVES ;   et al.
2014-09-04
Method of producing insulation trenches in a semiconductor on insulator substrate
Grant 8,735,259 - Le Tiec , et al. May 27, 2
2014-05-27
Light-emitting device with head-to-tail P-type and N-type transistors
Grant 8,729,577 - Grenouillet , et al. May 20, 2
2014-05-20
Method for fabricating a field effect device with weak junction capacitance
Grant 8,722,499 - Vinet , et al. May 13, 2
2014-05-13
METHOD FOR PRODUCING A FIELD EFFECT TRANSISTOR WITH A SiGe CHANNEL BY ION IMPLANTATION
App 20140127871 - GRENOUILLET; Laurent ;   et al.
2014-05-08
Method For Producing A Field Effect Transistor With Implantation Through The Spacers
App 20140087524 - Posseme; Nicolas ;   et al.
2014-03-27
Method of producing a photonic device and corresponding photonic device
Grant 8,676,002 - Grenouillet , et al. March 18, 2
2014-03-18
Microelectronic Device With Isolation Trenches Extending Under An Active Area
App 20140061798 - VINET; Maud ;   et al.
2014-03-06
Field effect device provided with a localized dopant diffusion barrier area and fabrication method
Grant 8,603,872 - Grenouillet , et al. December 10, 2
2013-12-10
Method For Treating The Surface Of A Silicon Substrate
App 20130309449 - Le Tiec; Yannick ;   et al.
2013-11-21
Method For Producing A Transistor Structure With Superimposed Nanowires And With A Surrounding Gate
App 20130302955 - VINET; MAUD ;   et al.
2013-11-14
Method Of Producing Insulation Trenches In A Semiconductor On Insulator Substrate
App 20130189825 - LE TIEC; Yannick ;   et al.
2013-07-25
Optoelectronic device based on nanowires and corresponding processes
Grant 8,487,340 - Gilet , et al. July 16, 2
2013-07-16
Transistor And Method Of Fabrication
App 20130161746 - POSSEME; Nicolas ;   et al.
2013-06-27
Hybrid laser coupled to a waveguide
Grant 8,472,493 - Dupont , et al. June 25, 2
2013-06-25
Utbb Cmos Imager
App 20130113066 - GRENOUILLET; Laurent ;   et al.
2013-05-09
Light-emitting Device With Head-to-tail P-type And N-type Transistors
App 20130113004 - GRENOUILLET; Laurent ;   et al.
2013-05-09
Method To Prepare Semi-conductor Device Comprising A Selective Etching Of A Silicium-germanium Layer
App 20130109191 - LE TIEC; Yannick ;   et al.
2013-05-02
Field Effect Transistor With Offset Counter-electrode Contact
App 20120256262 - VINET; Maud ;   et al.
2012-10-11
Field Effect Device Provided With A Thinned Counter-electrode And Method For Fabricating
App 20120187488 - GRENOUILLET; Laurent ;   et al.
2012-07-26
Field Effect Device Provided With A Localized Dopant Diffusion Barrier Area And Fabrication Method
App 20120187489 - GRENOUILLET; Laurent ;   et al.
2012-07-26
Method For Fabricating A Field Effect Device With Weak Junction Capacitance
App 20120190214 - Vinet; Maud ;   et al.
2012-07-26
Method Of Producing A Photonic Device And Corresponding Photonic Device
App 20120063717 - Grenouillet; Laurent ;   et al.
2012-03-15
Optoelectronic Device Based On Nanowires And Corresponding Processes
App 20110180776 - Gilet; Philippe ;   et al.
2011-07-28
Hybrid Laser Coupled To A Waveguide
App 20110150024 - Dupont; Tiphaine ;   et al.
2011-06-23
Method for manufacturing metal chips by plasma from a layer comprising several elements
Grant 7,691,735 - Grenouillet , et al. April 6, 2
2010-04-06
Method For Manufacturing Metal Chips By Plasma From A Layer Comprising Several Elements
App 20090162657 - Grenouillet; Laurent ;   et al.
2009-06-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed