loadpatents
name:-0.0037667751312256
name:-0.014642953872681
name:-0.00044107437133789
Gregory; John W. Patent Filings

Gregory; John W.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gregory; John W..The latest application filed is for "bracket combination for attaching a leg to an item of furniture".

Company Profile
0.13.2
  • Gregory; John W. - Enola AR
  • Gregory; John W. - Battle Ground WA
  • Gregory; John W. - Colorado Springs CO
  • Gregory; John W. - Nazareth PA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Bracket combination for attaching a leg to an item of furniture
Grant 9,995,328 - Gregory June 12, 2
2018-06-12
Bracket Combination For Attaching A Leg To An Item Of Furniture
App 20170108022 - Gregory; John W.
2017-04-20
Apparatus and method for planarizing the surface of a semiconductor wafer
Grant 6,541,383 - Allman , et al. April 1, 2
2003-04-01
Substrate planarization with a chemical mechanical polishing stop layer
Grant 6,528,389 - Allman , et al. March 4, 2
2003-03-04
Apparatus and method of planarizing a semiconductor wafer that includes a first reflective substance and a second reflective substance
Grant 6,316,276 - Gregory , et al. November 13, 2
2001-11-13
Method and apparatus for detecting a planarized outer layer of a semiconductor wafer with a confocal optical system
App 20010021622 - Allman, Derryl D.J. ;   et al.
2001-09-13
Integrated circuit device and method of making the same using chemical mechanical polishing to remove material in two layers following masking
Grant 6,284,586 - Seliskar , et al. September 4, 2
2001-09-04
Method and apparatus for detecting a polishing endpoint based upon infrared signals
Grant 6,241,847 - Allman , et al. June 5, 2
2001-06-05
Method and apparatus for detecting a planarized outer layer of a semiconductor wafer with a confocal optical system
Grant 6,201,253 - Allman , et al. March 13, 2
2001-03-13
Apparatus and method of detecting a polishing endpoint layer of a semiconductor wafer which includes a metallic reporting substance
Grant 6,121,147 - Daniel , et al. September 19, 2
2000-09-19
Integrated circuit device having a capacitor with the dielectric peripheral region being greater than the dielectric central region
Grant 6,115,233 - Seliskar , et al. September 5, 2
2000-09-05
Subsonic to supersonic and ultrasonic conditioning of a polishing pad in a chemical mechanical polishing apparatus
Grant 5,868,608 - Allman , et al. February 9, 1
1999-02-09
Automatic throttle adjustor
Grant 5,809,436 - Gregory September 15, 1
1998-09-15
Memory with ferroelectric capacitor connectable to transistor gate
Grant 5,559,733 - McMillan , et al. September 24, 1
1996-09-24
Ferroelectric non-volatile memory unit
Grant 5,523,964 - McMillan , et al. June 4, 1
1996-06-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed