| Patent | Date |
|---|
Deskew FIFO buffer with simplified initialization
Grant 9,584,305 - Yang , et al. February 28, 2 | 2017-02-28 |
Deskew Fifo Buffer With Simplified Initialization
App 20160173266 - Yang; Suwen ; et al. | 2016-06-16 |
Flip-flop-based clock deskew circuit
Grant 9,197,397 - Ono , et al. November 24, 2 | 2015-11-24 |
Filtering pre-fetch requests to reduce pre-fetching overhead
Grant 9,176,878 - Ono , et al. November 3, 2 | 2015-11-03 |
Using speculative cache requests to reduce cache miss delays
Grant 8,683,129 - Ono , et al. March 25, 2 | 2014-03-25 |
Synchronization circuit that facilitates multiple parallel reads and writes
Grant 8,631,265 - Ono , et al. January 14, 2 | 2014-01-14 |
Adaptive synchronization circuit
Grant 8,559,576 - Ono , et al. October 15, 2 | 2013-10-15 |
Synchronizer latch circuit that facilitates resolving metastability
Grant 8,552,779 - Jones , et al. October 8, 2 | 2013-10-08 |
Filtering Pre-fetch Requests To Reduce Pre-fetching Overhead
App 20130246708 - Ono; Tarik ; et al. | 2013-09-19 |
Synchronizer Latch Circuit That Facilitates Resolving Metastability
App 20130135017 - Jones; Ian W. ; et al. | 2013-05-30 |
Synchronization Circuit That Facilitates Multiple Parallel Reads And Writes
App 20120151243 - Ono; Tarik ; et al. | 2012-06-14 |
Interconnect for surfing circuits
Grant 8,179,208 - Drost , et al. May 15, 2 | 2012-05-15 |
Using Speculative Cache Requests To Reduce Cache Miss Delays
App 20120102269 - Ono; Tarik ; et al. | 2012-04-26 |
Adaptive Synchronization Circuit
App 20090323876 - Ono; Tarik ; et al. | 2009-12-31 |
Interconnect For Surfing Circuits
App 20090102581 - Drost; Robert J. ; et al. | 2009-04-23 |
EMI reduction using tunable delay lines
Grant 7,333,527 - Greenstreet , et al. February 19, 2 | 2008-02-19 |
Method and apparatus for providing skew compensation using a self-timed source-synchronous network
Grant 7,076,680 - Greenstreet July 11, 2 | 2006-07-11 |
System for controlling a tunable delay by transferring a signal from a first plurality of points along a first propagating circuit to a second plurality of points along a second propagating circuit
Grant 7,073,086 - Greenstreet July 4, 2 | 2006-07-04 |
Method and apparatus for facilitating balanced bundles of electrical signals
Grant 6,703,949 - Greenstreet March 9, 2 | 2004-03-09 |
Method and apparatus for data flow analysis
Grant 6,694,389 - Coates , et al. February 17, 2 | 2004-02-17 |
Method and apparatus for latching data based on a predetermined number of signal line transitions
Grant 6,686,854 - Greenstreet February 3, 2 | 2004-02-03 |
Method And Apparatus For Latching Data Based On A Predetermined Number Of Signal Line Transitions
App 20030222802 - Greenstreet, Mark R. | 2003-12-04 |
Self-timed pipeline for tunable delays
App 20030177409 - Greenstreet, Mark R. | 2003-09-18 |
Method and apparatus for implementing a doubly balanced code
Grant 6,621,427 - Greenstreet September 16, 2 | 2003-09-16 |
EMI reduction using tunable delay lines
App 20030169838 - Greenstreet, Mark R. ; et al. | 2003-09-11 |
Method and apparatus for facilitating balanced bundles of electrical signals
App 20030076246 - Greenstreet, Mark R. | 2003-04-24 |
Method and apparatus for implementing a doubly balanced code
App 20030071745 - Greenstreet, Mark R. | 2003-04-17 |
Latch control circuit for crossing clock domains
Grant 6,486,721 - Greenstreet , et al. November 26, 2 | 2002-11-26 |
Method and apparatus for data flow analysis
App 20020161945 - Coates, William S. ; et al. | 2002-10-31 |
Latch Control Circuit For Crossing Clock Domains
App 20020121922 - Greenstreet, Mark R. ; et al. | 2002-09-05 |
Fast fourier transform architecture using hybrid n-bit-serial arithmetic
Grant 4,868,776 - Gray , et al. September 19, 1 | 1989-09-19 |
| 