loadpatents
name:-0.007483959197998
name:-0.011214017868042
name:-0.0004889965057373
Green; Martin L. Patent Filings

Green; Martin L.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Green; Martin L..The latest application filed is for "fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process".

Company Profile
0.10.4
  • Green; Martin L. - Summit NJ
  • Green; Martin L. - New Providence NJ
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Process for fabricating a semiconductor device having an insulating layer formed over a semiconductor substrate
Grant 7,223,677 - Frank , et al. May 29, 2
2007-05-29
Fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process
App 20050042846 - Green, Martin L. ;   et al.
2005-02-24
Process for fabricating a semiconductor device having an insulating layer formed over a semiconductor substrate
App 20040235313 - Frank, Martin Michael ;   et al.
2004-11-25
Fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process
Grant 6,797,525 - Green , et al. September 28, 2
2004-09-28
Process for fabricating a semiconductor device having an insulating layer formed over a semiconductor substrate
App 20040099889 - Frank, Martin Michael ;   et al.
2004-05-27
Fabrication process for a semiconductor device having a metal oxide dielectric material with a high dielectric constant, annealed with a buffered anneal process
App 20030219972 - Green, Martin L. ;   et al.
2003-11-27
Field effect devices and capacitors with improved thin film dielectrics and method for making same
Grant 5,861,651 - Brasen , et al. January 19, 1
1999-01-19
Semiconductor heterostructure devices with strained semiconductor layers
Grant 5,442,205 - Brasen , et al. August 15, 1
1995-08-15
Method for making low defect density semiconductor heterostructure and devices made thereby
Grant 5,221,413 - Brasen , et al. June 22, 1
1993-06-22
Method for fabricating devices and devices formed thereby
Grant 4,968,644 - Gallagher , et al. November 6, 1
1990-11-06
Metallization for integrated devices
Grant 4,851,895 - Green , et al. July 25, 1
1989-07-25
Chemical vapor deposition of aluminum on an activated surface
Grant 4,716,050 - Green , et al. December 29, 1
1987-12-29
Base metal composite electrical contact material
Grant 4,475,983 - Bader , et al. October 9, 1
1984-10-09
Fe--Cr--Co Magnets by powder metallurgy processing
Grant 4,401,482 - Green , et al. August 30, 1
1983-08-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed