| Patent | Date |
|---|
Selective boundary overlay insertion for hierarchical circuit design
Grant 9,971,861 - Behnen , et al. May 15, 2 | 2018-05-15 |
Improved Firearm
App 20180087854 - Gray; Michael S. | 2018-03-29 |
Selective Boundary Overlay Insertion For Hierarchical Circuit Design
App 20170228486 - Behnen; Erwin ; et al. | 2017-08-10 |
Reducing color conflicts in triple patterning lithography
Grant 9,158,885 - Gray , et al. October 13, 2 | 2015-10-13 |
Parallel solving of layout optimization
Grant 8,555,229 - Tang , et al. October 8, 2 | 2013-10-08 |
Post timing layout modification for performance
Grant 8,448,124 - Fassnacht , et al. May 21, 2 | 2013-05-21 |
Post Timing Layout Modification For Performance
App 20130074025 - Fassnacht; Uwe ; et al. | 2013-03-21 |
Parallel Solving Of Layout Optimization
App 20120311517 - Tang; Xiaoping ; et al. | 2012-12-06 |
Methods to obtain a feasible integer solution in a hierarchical circuit layout optimization
Grant 8,302,062 - Gray , et al. October 30, 2 | 2012-10-30 |
Handling two-dimensional constraints in integrated circuit layout
Grant 8,296,706 - Gray , et al. October 23, 2 | 2012-10-23 |
Schematic-based Layout Migration
App 20120233576 - Barrows; Geoffrey R. ; et al. | 2012-09-13 |
Meshed touchscreen pattern
Grant 8,159,467 - Gray , et al. April 17, 2 | 2012-04-17 |
Handling Two-dimensional Constraints In Integrated Circuit Layout
App 20110265055 - Gray; Michael S. ; et al. | 2011-10-27 |
Adaptive weighting method for layout optimization with multiple priorities
Grant 7,895,562 - Gray , et al. February 22, 2 | 2011-02-22 |
Layout optimization using parameterized cells
Grant 7,865,848 - Gernhoefer , et al. January 4, 2 | 2011-01-04 |
IC layout optimization to improve yield
Grant 7,818,694 - Allen , et al. October 19, 2 | 2010-10-19 |
Obtaining a feasible integer solution in a hierarchical circuit layout optimization
Grant 7,761,818 - Gray , et al. July 20, 2 | 2010-07-20 |
Methods To Obtain A Feasible Integer Solution In A Hierarchical Circuit Layout Optimization
App 20100153892 - Gray; Michael S. ; et al. | 2010-06-17 |
Context aware sub-circuit layout modification
Grant 7,735,042 - Gray , et al. June 8, 2 | 2010-06-08 |
Meshed touchscreen pattern
App 20100045615 - Gray; Michael S. ; et al. | 2010-02-25 |
Adaptive Weighting Method For Layout Optimization With Multiple Priorities
App 20090158223 - Gray; Michael S. ; et al. | 2009-06-18 |
IC Layout Optimization to Improve Yield
App 20090100386 - Allen; Robert J. ; et al. | 2009-04-16 |
IC layout optimization to improve yield
Grant 7,503,020 - Allen , et al. March 10, 2 | 2009-03-10 |
Layout Optimization Using Parameterized Cells
App 20090064061 - Gernhoefer; Veit ; et al. | 2009-03-05 |
Method for implementing overlay-based modification of VLSI design layout
Grant 7,490,308 - Gonzalez , et al. February 10, 2 | 2009-02-10 |
Context Aware Sub-circuit Layout Modification
App 20090037851 - Gray; Michael S. ; et al. | 2009-02-05 |
Polygonal Area Design Rule Correction Method For Vlsi Layouts
App 20090037850 - Gray; Michael S. ; et al. | 2009-02-05 |
Obtaining A Feasible Integer Solution In A Hierarchical Circuit Layout Optimization
App 20090031259 - Gray; Michael S. ; et al. | 2009-01-29 |
Minimum layout perturbation-based artwork legalization with grid constraints for hierarchical designs
Grant 7,484,197 - Allen , et al. January 27, 2 | 2009-01-27 |
Method Of Optimizing Hierarchical Very Large Scale Integration (vlsi) Design By Use Of Cluster-based Logic Cell Cloning
App 20080172638 - Gray; Michael S. ; et al. | 2008-07-17 |
Laser Beam Alignment Devices, Systems, And Methods
App 20080165414 - Gray; Michael S. | 2008-07-10 |
IC Layout Optimization To Improve Yield
App 20070294648 - Allen; Robert J. ; et al. | 2007-12-20 |
Minimum Layout Perturbation-based Artwork Legalization With Grid Constraints For Hierarchical Designs
App 20070245283 - Allen; RobertJ ; et al. | 2007-10-18 |
Method For Implementing Overlay-based Modification Of Vlsi Design Layout
App 20070234260 - Gonzalez; Christopher J. ; et al. | 2007-10-04 |
Integrated circuit yield enhancement using Voronoi diagrams
Grant 7,260,790 - Allen , et al. August 21, 2 | 2007-08-21 |
Antimicrobial composite and method of manufacture and use
App 20070134307 - Xiao; T. Danny ; et al. | 2007-06-14 |
Cloned and original circuit shape merging
Grant 7,120,887 - Bonges, III , et al. October 10, 2 | 2006-10-10 |
Circuit area minimization using scaling
Grant 7,117,456 - Gray , et al. October 3, 2 | 2006-10-03 |
Integrated Circuit Yield Enhancement Using Voronoi Diagrams
App 20060150130 - Allen; Robert J. ; et al. | 2006-07-06 |
Method and system for obtaining a feasible integer solution from a half-integer solution in hierarchical circuit layout optimization
Grant 7,062,729 - Gray , et al. June 13, 2 | 2006-06-13 |
Variable density under/overprinting maps for improving print quality
Grant 7,046,389 - Lopez , et al. May 16, 2 | 2006-05-16 |
Method and system for obtaining a feasible integer solution from a half-integer solution in hierarchical circuit layout optimization
App 20060064661 - Gray; Michael S. ; et al. | 2006-03-23 |
Cloned And Original Circuit Shape Merging
App 20050160390 - Bonges, Henry A. III ; et al. | 2005-07-21 |
Circuit Area Minimization Using Scaling
App 20050125748 - Gray, Michael S. ; et al. | 2005-06-09 |
Image transfer device calibration label and method of making and using same
Grant 6,687,024 - Short , et al. February 3, 2 | 2004-02-03 |
Variable density under/overprinting maps for improving print quality
App 20020145743 - Lopez, Matthew G. ; et al. | 2002-10-10 |
Adaptive depletion masks for improving print quality
App 20020089566 - Lopez, Matthew G. ; et al. | 2002-07-11 |
Surface densification of machine components made by powder metallurgy
Grant 6,013,225 - Cadle , et al. January 11, 2 | 2000-01-11 |
| 