Gravrok; Roger John

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gravrok; Roger John.The latest application filed is for "implementing bus interface calibration for enhanced bus interface initialization time".

Company Profile

0.5.6

Gravrok; Roger John - Eau Claire WI

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Implementing Bus Interface Calibration for Enhanced Bus Interface Initialization Time App 20090327562 - Bellows; Mark David ; et al.	2009-12-31
Method and structures for implementing customizable dielectric printed circuit card traces Grant 7,197,818 - Cannon , et al. April 3, 2	2007-04-03
Method and structures for implementing customizable dielectric printed circuit card traces App 20060288570 - Cannon; Todd Arthur ; et al.	2006-12-28
Method and structures for implementing customizable dielectric printed circuit card traces Grant 7,129,417 - Cannon , et al. October 31, 2	2006-10-31
Method, apparatus and computer program product for implementing automated detection excess aggressor shape capacitance coupling in printed circuit board layouts Grant 7,131,084 - Cannon , et al. October 31, 2	2006-10-31
Method for characterizing the accuracy of a simulated electrical circuit model Grant 7,089,171 - Gravrok August 8, 2	2006-08-08
Transmission line bounding models Grant 7,010,768 - Dahlen , et al. March 7, 2	2006-03-07
Method and structures for implementing customizable dielectric printed circuit card traces App 20050241850 - Cannon, Todd Arthur ; et al.	2005-11-03
Method, apparatus and computer program product for implementing automated detection excess aggressor shape capacitance coupling in printed circuit board layouts App 20050125752 - Cannon, Todd Arthur ; et al.	2005-06-09
Transmission line bounding models App 20040261045 - Dahlen, Paul Eric ; et al.	2004-12-23
Method for characterizing the accuracy of a simulated electrical circuit model App 20040083086 - Gravrok, Roger John	2004-04-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.