Grasso; Rosario Roberto

Patent Applications and Registrations

Patent applications and USPTO patent grants for Grasso; Rosario Roberto.The latest application filed is for "methods and devices for erasing non-volatile memory".

Company Profile

0.12.7

Grasso; Rosario Roberto - S. Agata Li Battiati IT
Grasso; Rosario Roberto - Acicastello IT
Grasso; Rosario Roberto - Acicastello CT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods and devices for wear leveling Grant 11,328,778 - Lo Giudice , et al. May 10, 2	2022-05-10
Methods and Devices for Erasing Non-Volatile Memory App 20220044743 - Matranga; Giovanni ; et al.	2022-02-10
Methods And Devices For Wear Leveling App 20220011943 - Lo Giudice; Gianbattista ; et al.	2022-01-13
Methods and devices for erasing non-volatile memory Grant 11,183,255 - Matranga , et al. November 23, 2	2021-11-23
Managing of the erasing of operative pages of a flash memory device through service pages Grant 9,240,243 - Matranga , et al. January 19, 2	2016-01-19
Circuit for generating a reference voltage Grant 8,704,588 - Conte , et al. April 22, 2	2014-04-22
Background power consumption reduction of electronic devices Grant 8,675,411 - Giaquinta , et al. March 18, 2	2014-03-18
Dynamic biasing circuit for a protection stage using low voltage transistors Grant 8,604,868 - Ucciardello , et al. December 10, 2	2013-12-10
Managing Of The Erasing Of Operative Pages Of A Flash Memory Device Through Service Pages App 20130272068 - Matranga; Giovanni ; et al.	2013-10-17
Circuit for generating a reference voltage with compensation of the offset voltage Grant 8,482,342 - Conte , et al. July 9, 2	2013-07-09
Circuit for generating a temperature-compensated voltage reference, in particular for applications with supply voltages lower than 1V Grant 8,120,415 - Conte , et al. February 21, 2	2012-02-21
Background Power Consumption Reduction Of Electronic Devices App 20120002473 - Giaquinta; Maria ; et al.	2012-01-05
Circuit For Generating A Reference Voltage App 20110102058 - CONTE; Antonino ; et al.	2011-05-05
Circuit For Generating A Reference Voltage With Compensation Of The Offset Voltage App 20110102049 - CONTE; Antonino ; et al.	2011-05-05
Circuit For Generating A Temperature-compensated Voltage Reference, In Particular For Applications With Supply Voltages Lower Than 1v App 20090284304 - Conte; Antonino ; et al.	2009-11-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.