loadpatents
Patent applications and USPTO patent grants for Granato; Suzanne.The latest application filed is for "staggered start of bist controllers and bist engines".
Patent | Date |
---|---|
Staggered start of BIST controllers and BIST engines Grant 8,935,586 - Chickanosky , et al. January 13, 2 | 2015-01-13 |
Staggered Start Of Bist Controllers And Bist Engines App 20140129888 - Chickanosky; Valerie H. ;   et al. | 2014-05-08 |
Circuit and method for efficient memory repair Grant 8,612,813 - Chickanosky , et al. December 17, 2 | 2013-12-17 |
Circuit And Method For Efficient Memory Repair App 20130139010 - CHICKANOSKY; Valerie H. ;   et al. | 2013-05-30 |
Warranty monitoring and enforcement for integrated circuit and related design structure Grant 8,452,566 - Goodnow , et al. May 28, 2 | 2013-05-28 |
Dynamically reconfigurable self-monitoring circuit Grant 8,407,633 - Courchesne , et al. March 26, 2 | 2013-03-26 |
Circuit and method for efficient memory repair Grant 8,381,052 - Chickanosky , et al. February 19, 2 | 2013-02-19 |
Verifying non-deterministic behavior of a design under test Grant 8,103,998 - Craig , et al. January 24, 2 | 2012-01-24 |
Circuit And Method For Efficient Memory Repair App 20110113280 - CHICKANOSKY; Valerie H. ;   et al. | 2011-05-12 |
Dynamically Reconfigurable Self-monitoring Circuit App 20110099527 - Courchesne; Adam J. ;   et al. | 2011-04-28 |
Generating test coverage bin based on simulation result Grant 7,831,879 - Ditmyer , et al. November 9, 2 | 2010-11-09 |
Warranty Monitoring And Enforcement For Integrated Circuit App 20090276232 - Goodnow; Kenneth J. ;   et al. | 2009-11-05 |
Warranty Monitoring And Enforcement For Integrated Circuit And Related Design Structure App 20090276178 - Goodnow; Kenneth J. ;   et al. | 2009-11-05 |
Verifying Non-deterministic Behavior Of A Design Under Test App 20090210837 - Craig; Jesse E. ;   et al. | 2009-08-20 |
Generating Test Coverage Bin Based On Simulation Result App 20090210746 - Ditmyer; Bruce J. ;   et al. | 2009-08-20 |
Verification of the design of an integrated circuit background Grant 7,360,138 - Craig , et al. April 15, 2 | 2008-04-15 |
Verification Of The Design Of An Integrated Circuit Background App 20070220386 - Craig; Jesse Ethan ;   et al. | 2007-09-20 |
Simulation testing of digital logic circuit designs Grant 7,251,794 - Blanco , et al. July 31, 2 | 2007-07-31 |
Simulation Testing Of Digital Logic Circuit Designs App 20060090149 - Blanco; Rafael ;   et al. | 2006-04-27 |
Method And Apparatus For Dynamically Managing Power Consumptions Of Sending And Receiving Drivers App 20050265462 - Bueti, Serafino ;   et al. | 2005-12-01 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.