Graham; Scot M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Graham; Scot M..The latest application filed is for "techniques for reducing leakage current in memory devices".

Company Profile

0.11.10

Graham; Scot M. - Boise ID

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Techniques for reducing leakage current in memory devices Grant 7,746,720 - Derner , et al. June 29, 2	2010-06-29
Apparatus and method to reduce undesirable effects caused by a fault in a memory device Grant 7,336,522 - Derner , et al. February 26, 2	2008-02-26
Techniques for reducing leakage current in memory devices App 20070263470 - Derner; Scott J. ; et al.	2007-11-15
Isolation device over field in a memory device Grant 7,257,043 - Tran , et al. August 14, 2	2007-08-14
Techniques for reducing leakage current in memory devices Grant 7,245,548 - Derner , et al. July 17, 2	2007-07-17
Apparatus and method to reduce undesirable effects caused by a fault in a memory device Grant 7,142,446 - Derner , et al. November 28, 2	2006-11-28
Apparatus and method to reduce undesirable effects caused by a fault in a memory device App 20060256630 - Derner; Scott J. ; et al.	2006-11-16
Isolation device over field in a memory device App 20060139988 - Tran; Luan C. ; et al.	2006-06-29
Isolation device over field in a memory device Grant 7,020,039 - Tran , et al. March 28, 2	2006-03-28
Apparatus and method to reduce undesirable effects caused by a fault in a memory device App 20060023493 - Derner; Scott J. ; et al.	2006-02-02
Techniques for reducing leakage current in memory devices App 20060023542 - Derner; Scott J. ; et al.	2006-02-02
Isolation device over field in a memory device App 20050099836 - Tran, Luan C. ; et al.	2005-05-12
Isolation device over field in a memory device Grant 6,834,019 - Tran , et al. December 21, 2	2004-12-21
Balanced sense amplifier control for open digit line architecture memory devices Grant 6,816,425 - Graham , et al. November 9, 2	2004-11-09
Balanced sense amplifier control for open digit line architecture memory devices App 20040158690 - Graham, Scot M. ; et al.	2004-08-12
Balanced sense amplifier control for open digit line architecture memory devices Grant 6,717,873 - Graham , et al. April 6, 2	2004-04-06
Isolation device over field in a memory device App 20040042309 - Tran, Luan C. ; et al.	2004-03-04
Balanced sense amplifier control for open digit line architecture memory devices App 20030081476 - Graham, Scot M. ; et al.	2003-05-01
Balanced sense amplifier control for open digit line architecture memory devices Grant 6,515,925 - Graham , et al. February 4, 2	2003-02-04
Balanced sense amplifier control for open digit line architecture memory devices App 20020131311 - Graham, Scot M. ; et al.	2002-09-19
Gate voltage testkey for isolation transistor Grant 6,301,172 - Derner , et al. October 9, 2	2001-10-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.