loadpatents
name:-0.013993978500366
name:-0.016094923019409
name:-0.0048210620880127
Gradinariu; Iulian C. Patent Filings

Gradinariu; Iulian C.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gradinariu; Iulian C..The latest application filed is for "low standby power with fast turn on method for non-volatile memory devices".

Company Profile
2.11.6
  • Gradinariu; Iulian C. - Colorado Springs CO
  • Gradinariu, Iulian C. - Colorodo Springs CO
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Low Standby Power With Fast Turn On Method For Non-volatile Memory Devices
App 20210327477 - Zonte; Cristinel ;   et al.
2021-10-21
Low standby power with fast turn on method for non-volatile memory devices
Grant 10,998,019 - Zonte , et al. May 4, 2
2021-05-04
Low Standby Power With Fast Turn On Method For Non-volatile Memory Devices
App 20200234746 - Zonte; Cristinel ;   et al.
2020-07-23
Low standby power with fast turn on for non-volatile memory devices
Grant 10,062,423 - Zonte , et al. August 28, 2
2018-08-28
Biasing circuit for level shifter with isolation
Grant 9,866,216 - Gradinariu , et al. January 9, 2
2018-01-09
Differential sigma-delta capacitance sensing devices and methods
Grant 9,639,226 - Gradinariu May 2, 2
2017-05-02
Low Standby Power With Fast Turn On For Non-volatile Memory Devices
App 20170098468 - Zonte; Cristinel ;   et al.
2017-04-06
Differential Sigma-delta Capacitance Sensing Devices And Methods
App 20170060297 - Gradinariu; Iulian C.
2017-03-02
Low standby power with fast turn on for non-volatile memory devices
Grant 9,449,655 - Zonte , et al. September 20, 2
2016-09-20
Biasing circuit for level shifter with isolation
Grant 9,438,240 - Gradinariu , et al. September 6, 2
2016-09-06
Substrate bias feedback scheme to reduce chip leakage power
Grant 8,587,365 - Srinivasa Raghavan , et al. November 19, 2
2013-11-19
Low power Bandgap reference circuit with increased accuracy and reduced area consumption
Grant 7,683,701 - Georgescu , et al. March 23, 2
2010-03-23
Low power bandgap reference circuit with increased accuracy and reduced area consumption
App 20070152740 - Georgescu; Bogdan I. ;   et al.
2007-07-05
Architecture, method(s) and circuitry for low power memories
Grant 6,674,682 - Ford , et al. January 6, 2
2004-01-06
Parallel test in asynchronous memory with single-ended output path
Grant 6,662,315 - Gradinariu , et al. December 9, 2
2003-12-09
Architecture, method(s) and circuitry for low power memories
App 20020191470 - Ford, Keith A. ;   et al.
2002-12-19
Scheme for reducing leakage current in an input buffer
Grant 6,323,701 - Gradinariu , et al. November 27, 2
2001-11-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed