Goyal; Jagdish Chand

Patent Applications and Registrations

Patent applications and USPTO patent grants for Goyal; Jagdish Chand.The latest application filed is for "dual-pfd feedback delay generation circuit".

Company Profile

2.12.11

Goyal; Jagdish Chand - Karnataka IN
Goyal; Jagdish Chand - Bangalore IN
Goyal; Jagdish Chand - Jagadish Nagar OPP. BEML Hospital N/A IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Dual-PFD feedback delay generation circuit Grant 10,439,620 - Srinivas , et al. O	2019-10-08
Phase syncronizing PLL output across reference and VCO clock domains Grant 10,243,573 - Goyal , et al.	2019-03-26
Phase noise improvement techniques for wideband fractional-N synthesizers Grant 9,954,705 - Darwhekar , et al. April 24, 2	2018-04-24
Phase lock loop with a digital charge pump Grant 9,948,312 - Janardhanan , et al. April 17, 2	2018-04-17
Dual-pfd Feedback Delay Generation Circuit App 20180091157 - Srinivas; Theertham ; et al.	2018-03-29
Phase Lock Loop With A Digital Charge Pump App 20170250693 - JANARDHANAN; Jayawardan ; et al.	2017-08-31
Phase Noise Improvement Techniques For Wideband Fractional-n Synthesizers App 20170187515 - Darwhekar; Yogesh ; et al.	2017-06-29
Frequency synthesizer for achieving fast re-lock between alternate frequencies in low bandwidth PLLs Grant 9,667,300 - Goyal , et al. May 30, 2	2017-05-30
Fractional-N synthesizer with pre-multiplication Grant 9,509,323 - Thiagarajan , et al. November 29, 2	2016-11-29
Phase frequency detector (PFD) circuit with improved lock time Grant 9,503,105 - Mirajkar , et al. November 22, 2	2016-11-22
System and method for pulse width modulation Grant 9,407,249 - Seth , et al. August 2, 2	2016-08-02
Fast locking clock and data recovery using only two samples per period Grant 9,407,424 - Holla , et al. August 2, 2	2016-08-02
Phase Frequency Detector (pfd) Circuit With Improved Lock Time App 20160112055 - Mirajkar; Peeyoosh Nitin ; et al.	2016-04-21
Frequency Synthesizer For Achieving Fast Re-lock Between Alternate Frequencies In Low Bandwidth Plls App 20150381190 - GOYAL; Jagdish Chand ; et al.	2015-12-31
Fractional-n Synthesizer With Pre-multiplication App 20150326236 - THIAGARAJAN; Krishnaswamy ; et al.	2015-11-12
System And Method For Pulse Width Modulation App 20140361829 - Seth; Sumantra ; et al.	2014-12-11
Driver output pad leakage current compensation Grant 8,742,823 - Seth , et al. June 3, 2	2014-06-03
Driver Output Pad Leakage Current Compensation App 20130088276 - SETH; SUMANTRA ; et al.	2013-04-11
Transmitter With Internal Compensation For Variance In Differential Data Line Impedance App 20110164665 - CONSIDINE; Peter ; et al.	2011-07-07
Transmitter with internal compensation for variance in differential data line impedance Grant 7,965,100 - Considine , et al. June 21, 2	2011-06-21
Output Buffer In The Presence Of Multiple Power Supplies App 20090245439 - Kamath; Anant Shankar ; et al.	2009-10-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.