Gottlieb; Robert A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gottlieb; Robert A..The latest application filed is for "system and method for scheduling instructions in a multithread simd architecture with a fixed number of registers".

Company Profile

6.10.4

Gottlieb; Robert A. - Boxborough MA
Gottlieb; Robert A. - Westford MA US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
System and method for scheduling instructions in a multithread SIMD architecture with a fixed number of registers Grant 11,243,904 - Gottlieb , et al. February 8, 2	2022-02-08
System And Method For Scheduling Instructions In A Multithread Simd Architecture With A Fixed Number Of Registers App 20200278947 - Gottlieb; Robert A. ; et al.	2020-09-03
Conditional construct splitting for latency hiding Grant 10,740,074 - Favela , et al. A	2020-08-11
Conditional Construct Splitting For Latency Hiding App 20200174761 - FAVELA; Brian J. ; et al.	2020-06-04
System and method for scheduling instructions in a multithread SIMD architecture with a fixed number of registers Grant 10,585,847 - Gottlieb , et al.	2020-03-10
System And Method For Scheduling Instructions In A Multithread Simd Architecture With A Fixed Number Of Registers App 20190179798 - Gottlieb; Robert A. ; et al.	2019-06-13
System and method for scheduling instructions in a multithread SIMD architecture with a fixed number of registers Grant 10,198,259 - Gottlieb , et al. Fe	2019-02-05
System And Method For Scheduling Instructions In A Multithread Simd Architecture With A Fixed Number Of Registers App 20170371653 - Gottlieb; Robert A. ; et al.	2017-12-28
Compiling code for parallel processing architectures based on control flow Grant 8,949,806 - Lee , et al. February 3, 2	2015-02-03
Communication scheduling for parallel processing architectures Grant 8,291,400 - Lee , et al. October 16, 2	2012-10-16
Compiling code for parallel processing architectures based on control flow Grant 8,250,555 - Lee , et al. August 21, 2	2012-08-21
Distributing parallelism for parallel processing architectures Grant 8,250,556 - Lee , et al. August 21, 2	2012-08-21
Memory access assignment for parallel processing architectures Grant 8,181,168 - Lee , et al. May 15, 2	2012-05-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.