Golz; John W.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Golz; John W..The latest application filed is for "combination of tsv and back side wiring in 3d integration".

Company Profile

0.11.8

Golz; John W. - Manassas VA
Golz; John W. - Garrison NY
Golz, John W - Manassas VA
Golz; John W. - Hopewell Junction NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Double-sided segmented line architecture in 3D integration Grant 9,870,979 - Batra , et al. January 16, 2	2018-01-16
Double-sided segmented line architecture in 3D integration Grant 9,559,040 - Batra , et al. January 31, 2	2017-01-31
Combination of TSV and back side wiring in 3D integration Grant 9,543,229 - Batra , et al. January 10, 2	2017-01-10
Combination of TSV and back side wiring in 3D integration Grant 9,536,809 - Batra , et al. January 3, 2	2017-01-03
Combination Of Tsv And Back Side Wiring In 3d Integration App 20150371927 - Batra; Pooja R. ; et al.	2015-12-24
Double-sided Segmented Line Architecture In 3d Integration App 20150364401 - Batra; Pooja R. ; et al.	2015-12-17
Combination Of Tsv And Back Side Wiring In 3d Integration App 20150187733 - Batra; Pooja R. ; et al.	2015-07-02
Double-sided Segmented Line Architecture In 3d Integration App 20150187642 - Batra; Pooja R. ; et al.	2015-07-02
Low power manager for standby operation of memory system Grant 7,046,572 - Hansen , et al. May 16, 2	2006-05-16
Low power manager for standby operation of a memory system Grant 7,023,758 - Hanson , et al. April 4, 2	2006-04-04
Low Power Manager For Standby Operation Of A Memory System App 20060039226 - Hanson; David R. ; et al.	2006-02-23
Structure and system-on-chip integration of a two-transistor and two-capacitor memory cell for trench technology Grant 6,845,033 - Kirihata , et al. January 18, 2	2005-01-18
Low power manager for standby operation App 20040252573 - Hanson, David R. ; et al.	2004-12-16
Bi-directional Read Write Data Structure And Method For Memory App 20040240246 - Golz, John W. ; et al.	2004-12-02
Bi-directional read write data structure and method for memory Grant 6,816,397 - Golz , et al. November 9, 2	2004-11-09
Structure and System-on-Chip Integration of a Two-Transistor and Two-Capacitor Memory Cell for Trench Technology App 20040174733 - Kirihata, Toshiaki ; et al.	2004-09-09
Structure and method of making three finger folded field effect transistors having shared junctions Grant 6,768,143 - Fredeman , et al. July 27, 2	2004-07-27
Gain cell structure with deep trench capacitor Grant 6,747,890 - Kirihata , et al. June 8, 2	2004-06-08
Self-aligned contact for closely spaced transistors Grant 6,294,449 - Wu , et al. September 25, 2	2001-09-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.