loadpatents
name:-0.0062808990478516
name:-0.015269041061401
name:-0.0022850036621094
Goldman; David Samuel Patent Filings

Goldman; David Samuel

Patent Applications and Registrations

Patent applications and USPTO patent grants for Goldman; David Samuel.The latest application filed is for "method and apparatus for placing and routing partial reconfiguration modules".

Company Profile
1.15.7
  • Goldman; David Samuel - Silver Spring MD
  • Goldman; David Samuel - Thornhill CA
  • Goldman; David Samuel - Washington DC
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method and apparatus for placing and routing partial reconfiguration modules
Grant 10,242,146 - Goldman , et al.
2019-03-26
Method and Apparatus for Placing and Routing Partial Reconfiguration Modules
App 20160267212 - Goldman; David Samuel ;   et al.
2016-09-15
Method and apparatus for placing and routing partial reconfiguration modules
Grant 9,361,421 - Goldman , et al. June 7, 2
2016-06-07
Partitioning designs to facilitate certification
Grant 9,111,060 - Titley , et al. August 18, 2
2015-08-18
Integrating multiple FPGA designs by merging configuration settings
Grant 9,032,343 - Goldman May 12, 2
2015-05-12
Partitioning Designs To Facilitate Certification
App 20140325462 - Titley; Adam ;   et al.
2014-10-30
Partitioning designs to facilitate certification
Grant 8,813,013 - Titley , et al. August 19, 2
2014-08-19
Partitioning Designs To Facilitate Certification
App 20140189622 - Titley; Adam ;   et al.
2014-07-03
Method and apparatus for placement and routing of partial reconfiguration modules
Grant 8,671,377 - Goldman , et al. March 11, 2
2014-03-11
Integrating multiple FPGA designs by merging configuration settings
Grant 8,635,571 - Goldman January 21, 2
2014-01-21
Method and apparatus for simultaneous switching noise optimization
Grant 8,627,254 - Kipper , et al. January 7, 2
2014-01-07
Specifying placement and routing constraints for security and redundancy
Grant 8,434,044 - Goldman , et al. April 30, 2
2013-04-30
Method And Apparatus For Simultaneous Switching Noise Optimization
App 20130080987 - Kipper; Michael Howard ;   et al.
2013-03-28
Preventing information leakage between components on a programmable chip in the presence of faults
Grant 8,356,358 - Goldman , et al. January 15, 2
2013-01-15
Method and apparatus for simultaneous switching noise optimization
Grant 8,296,704 - Kipper , et al. October 23, 2
2012-10-23
Method and Apparatus for Placement and Routing of Partial Reconfiguration Modules
App 20120227026 - Goldman; David Samuel ;   et al.
2012-09-06
Preventing Information Leakage Between Components On A Programmable Chip In The Presence Of Faults
App 20110138223 - Goldman; David Samuel ;   et al.
2011-06-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed