Goas; Benoit
Patent Applications and Registrations
Patent applications and USPTO patent grants for Goas; Benoit.The latest application filed is for "pipelined clock stretching circuitry and method for i2c logic system".
- Goas; Benoit - Brest FR
| Patent | Date |
|---|---|
| Pipelined clock stretching circuitry and method for I2C logic system Grant 7,818,604 - Saripalli , et al. October 19, 2 | 2010-10-19 |
| Pipelined Clock Stretching Circuitry And Method For I2c Logic System App 20080209252 - Saripalli; Ramesh ; et al. | 2008-08-28 |
| Pipelined clock stretching circuitry and method for I2C logic system App 20050268142 - Saripalli, Ramesh ; et al. | 2005-12-01 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 