loadpatents
name:-0.046527862548828
name:-0.10917901992798
name:-0.0033791065216064
Glew; Andrew F. Patent Filings

Glew; Andrew F.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Glew; Andrew F..The latest application filed is for "taint injection and tracking".

Company Profile
2.98.42
  • Glew; Andrew F. - Santa Clara CA
  • Glew; Andrew F. - Portland OR
  • Glew; Andrew F. - Hillsboro WA
  • Glew; Andrew F. - Madison WA
  • Glew, Andrew F. - Sunnyvale CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Processors supporting atomic writes to multiword memory locations and methods
Grant 10,649,773 - Rozario , et al.
2020-05-12
Taint Injection And Tracking
App 20190108332 - Glew; Andrew F. ;   et al.
2019-04-11
Non-contacting inductive interconnects
Grant 9,997,495 - Burger , et al. June 12, 2
2018-06-12
Taint injection and tracking
Grant 9,813,445 - Glew , et al. November 7, 2
2017-11-07
Processor operable to ensure code integrity
Grant 9,798,873 - Glew , et al. October 24, 2
2017-10-24
Processors Supporting Atomic Writes To Multiword Memory Locations & Methods
App 20170293486 - Rozario; Ranjit J. ;   et al.
2017-10-12
Sharing TLB mappings between contexts
Grant 9,703,566 - Combs , et al. July 11, 2
2017-07-11
Security perimeter
Grant 9,575,903 - Glew , et al. February 21, 2
2017-02-21
Entitlement vector for managing resource allocation
Grant 9,558,034 - Glew , et al. January 31, 2
2017-01-31
Microchannel heat transfer with liquid metals
Grant 9,554,487 - Glew , et al. January 24, 2
2017-01-24
Entitlement vector for library usage in managing resource allocation and scheduling based on usage and priority
Grant 9,471,373 - Glew , et al. October 18, 2
2016-10-18
Entitlement vector for library usage in managing resource allocation and scheduling based on usage and priority
Grant 9,465,657 - Glew , et al. October 11, 2
2016-10-11
Conditional security response using taint vector monitoring
Grant 9,460,290 - Glew , et al. October 4, 2
2016-10-04
Taint Injection And Tracking
App 20160277441 - Glew; Andrew F. ;   et al.
2016-09-22
Intrusion detection using taint accumulation
Grant 9,443,085 - Glew , et al. September 13, 2
2016-09-13
Non-contacting Inductive Interconnects
App 20160181227 - Burger; Douglas C. ;   et al.
2016-06-23
Method And Apparatus For Segmented Sequential Storage
App 20160098279 - Glew; Andrew F.
2016-04-07
Taint injection and tracking
Grant 9,298,918 - Glew , et al. March 29, 2
2016-03-29
Data handling apparatus adapted for scheduling operations according to resource allocation based on entitlement
Grant 9,170,843 - Glew , et al. October 27, 2
2015-10-27
Microchannel Heat Transfer With Liquid Metals
App 20150257306 - Glew; Andrew F. ;   et al.
2015-09-10
Processor configured to allocate resources using an entitlement vector
Grant 9,098,608 - Glew , et al. August 4, 2
2015-08-04
Taint vector locations and granularity
App 20150128262 - Glew; Andrew F. ;   et al.
2015-05-07
Instruction set adapted for security risk monitoring
Grant 8,955,111 - Glew , et al. February 10, 2
2015-02-10
Fine-grained security in federated data sets
Grant 8,943,313 - Glew , et al. January 27, 2
2015-01-27
Entitlement Vector For Managing Resource Allocation
App 20150020075 - Glew; Andrew F. ;   et al.
2015-01-15
Encrypted memory
Grant 8,930,714 - Glew , et al. January 6, 2
2015-01-06
Opportunistic improvement of MMIO request handling based on target reporting of space requirements
Grant 8,904,045 - Harriman , et al. December 2, 2
2014-12-02
Scheduling threads based on priority utilizing entitlement vectors, weight and usage level
Grant 8,813,085 - Glew , et al. August 19, 2
2014-08-19
Sharing Tlb Mappings Between Contexts
App 20140223141 - Combs; Jonathan D. ;   et al.
2014-08-07
Managing and implementing metadata in central processing unit using register extensions
Grant 8,635,415 - Patel , et al. January 21, 2
2014-01-21
Taint injection and tracking
App 20130139262 - Glew; Andrew F. ;   et al.
2013-05-30
Entitlement vector with resource and/or capabilities fields
App 20130111491 - Glew; Andrew F. ;   et al.
2013-05-02
Entitlement vector for managing resource allocation
App 20130111489 - Glew; Andrew F. ;   et al.
2013-05-02
Resource allocation using entitlement hints
App 20130081043 - Glew; Andrew F. ;   et al.
2013-03-28
Instruction set adapted for security risk monitoring
App 20130081134 - Glew; Andrew F. ;   et al.
2013-03-28
Resource allocation using entitlements
App 20130081039 - Glew; Andrew F. ;   et al.
2013-03-28
Processor operable to ensure code integrity
App 20130036464 - Glew; Andrew F. ;   et al.
2013-02-07
Security perimeter
App 20130036314 - Glew; Andrew F. ;   et al.
2013-02-07
Fine-grained security in federated data sets
App 20130031364 - Glew; Andrew F. ;   et al.
2013-01-31
Resource allocation using a library with entitlement
App 20130024867 - Glew; Andrew F. ;   et al.
2013-01-24
Control flow integrity
App 20130024676 - Glew; Andrew F. ;   et al.
2013-01-24
Encrypted memory
App 20130022201 - Glew; Andrew F. ;   et al.
2013-01-24
Conditional security response using taint vector monitoring
App 20130024939 - Glew; Andrew F. ;   et al.
2013-01-24
Intrusion detection using taint accumulation
App 20130024937 - Glew; Andrew F. ;   et al.
2013-01-24
Opportunistic Improvement Of Mmio Request Handling Based On Target Reporting Of Space Requirements
App 20120054380 - Harriman; David J. ;   et al.
2012-03-01
Opportunistic improvement of MMIO request handling based on target reporting of space requirements
Grant 8,055,805 - Harriman , et al. November 8, 2
2011-11-08
Attaching And Virtualizing Reconfigurable Logic Units To A Processor
App 20110258419 - Glew; Andrew F.
2011-10-20
Attaching and virtualizing reconfigurable logic units to a processor
Grant 7,996,656 - Glew August 9, 2
2011-08-09
Managing And Implementing Metadata In Central Processing Unit Using Register Extensions
App 20110078389 - Patel; Baiju V. ;   et al.
2011-03-31
Opportunistic Improvement Of Mmio Request Handling Based On Target Reporting Of Space Requirements
App 20100250792 - Harriman; David J. ;   et al.
2010-09-30
Attaching and virtualizing reconfigurable logic units to a processor
App 20090083518 - Glew; Andrew F.
2009-03-26
Authenticated code module
Grant 7,308,576 - Glew , et al. December 11, 2
2007-12-11
Processor with instructions that operate on different data types stored in the same single logical register file
Grant 7,149,882 - Glew , et al. December 12, 2
2006-12-12
Processor with instructions that operate on different data types stored in the same single logical register file
App 20050038977 - Glew, Andrew F. ;   et al.
2005-02-17
Processor with instructions that operate on different data types stored in the same single logical register file
App 20040210741 - Glew, Andrew F. ;   et al.
2004-10-21
Processor with instructions that operate on different data types stored in the same single logical register file
Grant 6,792,523 - Glew , et al. September 14, 2
2004-09-14
Method for optimized representation of page table entries
Grant 6,678,816 - Ronen , et al. January 13, 2
2004-01-13
Initialization of protected system
App 20040003321 - Glew, Andrew F. ;   et al.
2004-01-01
System and method for protection against untrusted system management code by redirecting a system management interrupt and creating a virtual machine container
App 20030229794 - Sutton, James A. II ;   et al.
2003-12-11
Method for optimized representation of page table entries
Grant 6,647,482 - Ronen , et al. November 11, 2
2003-11-11
Method For Optimized Representation Of Page Table Entries
App 20030196065 - Ronen, Ronny ;   et al.
2003-10-16
Processor supporting execution of an authenticated code instruction
App 20030126453 - Glew, Andrew F. ;   et al.
2003-07-03
Authenticated code module
App 20030126442 - Glew, Andrew F. ;   et al.
2003-07-03
Authenticated code method and apparatus
App 20030126454 - Glew, Andrew F. ;   et al.
2003-07-03
Method for executing instructions that operate on different data types stored in the same single logical register file
Grant 6,170,997 - Glew , et al. January 9, 2
2001-01-09
Processor that redirects an instruction fetch pipeline immediately upon detection of a mispredicted branch while committing prior instructions to an architectural state
Grant 6,079,014 - Papworth , et al. June 20, 2
2000-06-20
Flag renaming and flag masks within register alias table
Grant 6,047,369 - Colwell , et al. April 4, 2
2000-04-04
Stalling predicted prefetch to memory location identified as uncacheable using dummy stall instruction until branch speculation resolution
Grant 6,035,393 - Glew , et al. March 7, 2
2000-03-07
Method and apparatus for hazard detection and distraction avoidance for a vehicle
Grant 5,978,737 - Pawlowski , et al. November 2, 1
1999-11-02
Method and apparatus for handling speculative memory access operations
Grant 5,956,753 - Glew , et al. September 21, 1
1999-09-21
Segment register renaming in an out of order processor
Grant 5,951,670 - Glew , et al. September 14, 1
1999-09-14
Computer implemented method for transferring packed data between register files and memory
Grant 5,935,240 - Mennemeier , et al. August 10, 1
1999-08-10
Method and apparatus for caching system management mode information with other information
Grant 5,909,696 - Reinhardt , et al. June 1, 1
1999-06-01
Centralized performance monitoring architecture
Grant 5,881,223 - Agrawal , et al. March 9, 1
1999-03-09
Method and apparatus for blocking execution of and storing load operations during their execution
Grant 5,881,262 - Abramson , et al. March 9, 1
1999-03-09
Method and apparatus for calculating effective memory addresses
Grant 5,860,154 - Abramson , et al. January 12, 1
1999-01-12
Method and apparatus for executing two types of instructions that specify registers of a shared logical register file in a stack and a non-stack referenced manner
Grant 5,852,726 - Lin , et al. December 22, 1
1998-12-22
Method for executing different sets of instructions that cause a processor to perform different data type operations on different physical registers files that logically appear to software as a single aliased register file
Grant 5,835,748 - Orenstein , et al. November 10, 1
1998-11-10
Register alias table update to indicate architecturally visible state
Grant 5,826,094 - Colwell , et al. October 20, 1
1998-10-20
Method and apparatus for performing multiple load operations to the same memory location in a computer system
Grant 5,826,109 - Abramson , et al. October 20, 1
1998-10-20
Method and apparatus for changing flow of control in a processor
Grant 5,809,271 - Colwell , et al. September 15, 1
1998-09-15
Apparatus and method for filtering event signals
Grant 5,796,637 - Glew , et al. August 18, 1
1998-08-18
Method and apparatus for dynamic allocation of multiple buffers in a processor
Grant 5,778,245 - Papworth , et al. July 7, 1
1998-07-07
Method and apparatus for processing memory-type information within a microprocessor
Grant 5,751,996 - Glew , et al. May 12, 1
1998-05-12
Out-of-order processor with a memory subsystem which handles speculatively dispatched load operations
Grant 5,751,983 - Abramson , et al. May 12, 1
1998-05-12
Computer system that maintains processor ordering consistency by snooping an external bus for conflicts during out of order execution of memory access instructions
Grant 5,748,937 - Abramson , et al. May 5, 1
1998-05-05
Address generation unit with segmented addresses in a microprocessor
Grant 5,749,084 - Huck , et al. May 5, 1
1998-05-05
Data processor with circuitry for handling pointers associated with a register exchange operation
Grant 5,727,176 - Clift , et al. March 10, 1
1998-03-10
Method and apparatus for blocking execution of and storing load operations during their execution
Grant 5,724,536 - Abramson , et al. March 3, 1
1998-03-03
Method and apparatus for saving the effective address of floating point memory operations in an out-of-order microprocessor
Grant 5,721,857 - Glew , et al. February 24, 1
1998-02-24
Method for pipeline processing of instructions by controlling access to a reorder buffer using a register file outside the reorder buffer
Grant 5,721,855 - Hinton , et al. February 24, 1
1998-02-24
Method and apparatus for dispatching and executing a load operation to memory
Grant 5,717,882 - Abramson , et al. February 10, 1
1998-02-10
Method and apparatus for handling code segment violations in a computer system
Grant 5,708,843 - Abramson , et al. January 13, 1
1998-01-13
Executing different instructions that cause different data type operations to be performed on single logical register file
Grant 5,701,508 - Glew , et al. December 23, 1
1997-12-23
Method and apparatus for performing load operations in a computer system
Grant 5,694,574 - Abramson , et al. December 2, 1
1997-12-02
Method and apparatus for maintaining a macro instruction for refetching in a pipelined processor
Grant 5,687,338 - Boggs , et al. November 11, 1
1997-11-11
Cache memory system having data and tag arrays and multi-purpose buffer assembly with multiple line buffers
Grant 5,680,572 - Akkary , et al. October 21, 1
1997-10-21
Methods and apparatus for caching data in a non-blocking manner using a plurality of fill buffers
Grant 5,671,444 - Akkary , et al. September 23, 1
1997-09-23
Method and apparatus for executing and dispatching store operations in a computer system
Grant 5,664,137 - Abramson , et al. September 2, 1
1997-09-02
Method and apparatus for performing operations based upon the addresses of microinstructions
Grant 5,636,374 - Rodgers , et al. June 3, 1
1997-06-03
Write combining buffer for sequentially addressed partial line operations originating from a single instruction
Grant 5,630,075 - Joshi , et al. May 13, 1
1997-05-13
Speculative and committed resource files in an out-of-order processor
Grant 5,627,985 - Fetterman , et al. May 6, 1
1997-05-06
Translation lookaside buffer that is non-blocking in response to a miss for use within a microprocessor capable of processing speculative instructions
Grant 5,613,083 - Glew , et al. March 18, 1
1997-03-18
Integer and floating point register alias table within processor device
Grant 5,613,132 - Clift , et al. March 18, 1
1997-03-18
Method and apparatus for signalling a store buffer to output buffered store data for a load operation on an out-of-order execution computer system
Grant 5,606,670 - Abramson , et al. February 25, 1
1997-02-25
Methods and apparatus for fordwarding buffered store data on an out-of-order execution computer system
Grant 5,588,126 - Abramson , et al. December 24, 1
1996-12-24
Entry allocation in a circular buffer
Grant 5,584,037 - Papworth , et al. December 10, 1
1996-12-10
Entry allocation in a circular buffer using wrap bits indicating whether a queue of the circular buffer has been traversed
Grant 5,584,038 - Papworth , et al. December 10, 1
1996-12-10
Branch target buffer for dynamically predicting branch instruction outcomes using a predicted branch history
Grant 5,584,001 - Hoyt , et al. December 10, 1
1996-12-10
Method and apparatus for loading and storing misaligned data on an out-of-order execution computer system
Grant 5,577,200 - Abramson , et al. November 19, 1
1996-11-19
Hybrid execution unit for complex microprocessor
Grant 5,574,942 - Colwell , et al. November 12, 1
1996-11-12
Method and apparatus for implementing a non-blocking translation lookaside buffer
Grant 5,564,111 - Glew , et al. October 8, 1
1996-10-08
Method and apparatus for zero extension and bit shifting to preserve register parameters in a microprocessor utilizing register renaming
Grant 5,564,056 - Fetterman , et al. October 8, 1
1996-10-08
Methods and apparatus for determining memory operating characteristics for given memory locations via assigned address ranges
Grant 5,561,814 - Glew , et al. October 1, 1
1996-10-01
N-wide bypass for data dependencies within register alias table
Grant 5,548,776 - Colwell , et al. August 20, 1
1996-08-20
Ready selection of data dependent instructions using multi-cycle cams in a processor performing out-of-order instruction execution
Grant 5,546,597 - Martell , et al. August 13, 1
1996-08-13
Method and apparatus for implementing a single clock cycle line replacement in a data cache unit
Grant 5,526,510 - Akkary , et al. June 11, 1
1996-06-11
Apparatus and method for renaming registers in a processor and resolving data dependencies thereof
Grant 5,524,262 - Colwell , et al. June 4, 1
1996-06-04
Method and apparatus for loading a segment register in a microprocessor capable of operating in multiple modes
Grant 5,517,651 - Huck , et al. May 14, 1
1996-05-14
High byte right-shift apparatus with a register alias table
Grant 5,497,493 - Colwell , et al. March 5, 1
1996-03-05
Idiom recognizer within a register alias table
Grant 5,471,633 - Colwell , et al. November 28, 1
1995-11-28
Methods and apparatus for determining the next instruction pointer in an out-of-order execution computer system
Grant 5,463,745 - Vidwans , et al. October 31, 1
1995-10-31
Partial width stalls within register alias table
Grant 5,446,912 - Colwell , et al. August 29, 1
1995-08-29
Method and apparatus for preventing incorrect fetching of an instruction of a self-modifying code sequence with dependency on a bufered store
Grant 5,434,987 - Abramson , et al. July 18, 1
1995-07-18
Apparatus and method for maintaining processing consistency in a computer system having multiple processors
Grant 5,420,991 - Konigsfeld , et al. May 30, 1
1995-05-30
Apparatus and method for handling string operations in a pipelined processor
Grant 5,404,473 - Papworth , et al. April 4, 1
1995-04-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed