Glancy; Stephen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Glancy; Stephen.The latest application filed is for "method and apparatus to reduce bandwidth overhead of crc protection on a memory channel".

Company Profile

8.7.8

Glancy; Stephen - Yorktown VA
Glancy; Stephen - Akron OH

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method And Apparatus To Reduce Bandwidth Overhead Of Crc Protection On A Memory Channel App 20220091927 - Mcilvain; Kevin M. ; et al.	2022-03-24
Efficient And Selective Sparing Of Bits In Memory Systems App 20220027243 - Glancy; Stephen ; et al.	2022-01-27
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory channel Grant 11,200,112 - Mcilvain , et al. December 14, 2	2021-12-14
Efficient and selective sparing of bits in memory systems Grant 11,182,262 - Glancy , et al. November 23, 2	2021-11-23
Self-correcting Temperature And Notification System App 20210267453 - MAULTSBY; Kristina Anne ; et al.	2021-09-02
Hardware abstraction in software or firmware for hardware calibration Grant 10,936,222 - Saetow , et al. March 2, 2	2021-03-02
Hardware Abstraction In Software Or Firmware For Hardware Calibration App 20200401330 - Saetow; Anuwat ; et al.	2020-12-24
Efficient And Selective Sparing Of Bits In Memory Systems App 20200226040 - Glancy; Stephen ; et al.	2020-07-16
Efficient and selective sparing of bits in memory systems Grant 10,671,497 - Glancy , et al.	2020-06-02
Internally-generated data storage in spare memory locations Grant 10,606,696 - Cadigan , et al.	2020-03-31
Simulating a single data rate (SDR) mode on a dual data rate (DDR) memory controller for calibrating DDR memory coarse alignment Grant 10,580,476 - King , et al.	2020-03-03
Efficient and Selective Sparing of Bits in Memory Systems App 20190227886 - Glancy; Stephen ; et al.	2019-07-25
Simulating A Single Data Rate (sdr) Mode On A Dual Data Rate (ddr) Memory Controller For Calibrating Ddr Memory Coarse Alignment App 20190214073 - KING; RYAN P. ; et al.	2019-07-11
Internally-generated Data Storage In Spare Memory Locations App 20190171520 - Cadigan; David D. ; et al.	2019-06-06
High impact strength powder metal part and method for making same Grant 4,606,768 - Svilar , et al. August 19, 1	1986-08-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.