loadpatents
name:-0.0094959735870361
name:-0.0082449913024902
name:-0.0025970935821533
Giri; Abhijit Patent Filings

Giri; Abhijit

Patent Applications and Registrations

Patent applications and USPTO patent grants for Giri; Abhijit.The latest application filed is for "autonomous job queueing system for hardware accelerators".

Company Profile
2.7.8
  • Giri; Abhijit - Bangalore IN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Autonomous job queueing system for hardware accelerators
Grant 11,397,612 - Giri , et al. July 26, 2
2022-07-26
Autonomous Job Queueing System For Hardware Accelerators
App 20210026684 - GIRI; Abhijit ;   et al.
2021-01-28
Bus-based cache architecture
Grant 10,445,240 - Giri , et al. Oc
2019-10-15
Bus-based Cache Architecture
App 20160034399 - Giri; Abhijit ;   et al.
2016-02-04
Implementation of variable length instruction encoding using alias addressing
Grant 8,332,621 - Giri , et al. December 11, 2
2012-12-11
Context instruction cache architecture for a digital signal processor
Grant 8,219,754 - Ringe , et al. July 10, 2
2012-07-10
System and method for an efficient comparison operation of multi-bit vectors in a digital logic circuit
Grant 8,037,120 - Giri October 11, 2
2011-10-11
Implementation Of Variable Length Instruction Encoding Using Alias Addressing
App 20110078423 - Giri; Abhijit ;   et al.
2011-03-31
Novel Context Instruction Cache Architecture for a Digital Signal Processor
App 20110010500 - Ringe; Tushar P. ;   et al.
2011-01-13
Implementation of variable length instruction encoding using alias addressing
Grant 7,836,285 - Giri , et al. November 16, 2
2010-11-16
Implementation of variable length instruction encoding using alias addressing
App 20090043990 - Giri; Abhijit ;   et al.
2009-02-12
Novel Context Instruction Cache Architecture For A Digital Signal Processor
App 20080172529 - Ringe; Tushar Prakash ;   et al.
2008-07-17
System And Method For An Efficient Comparision Operation Of Multi-bit Vectors In A Digital Logic Circuit
App 20080133628 - GIRI; ABHIJIT
2008-06-05
Pipelined processor method and circuit with interleaving of iterative operations
Grant 7,206,927 - Giri April 17, 2
2007-04-17
Pipelined processor method and circuit
App 20040098570 - Giri, Abhijit
2004-05-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed