Giovannini; Thomas J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Giovannini; Thomas J..The latest application filed is for "data-buffer component with variable-width data ranks and configurable data-rank timing".

Company Profile

17.34.39

Giovannini; Thomas J. - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Data-Buffer Component with Variable-Width Data Ranks and Configurable Data-Rank Timing App 20220245073 - Giovannini; Thomas J. ; et al.	2022-08-04
Method and apparatus for calibrating write timing in a memory system Grant 11,404,103 - Giovannini , et al. August 2, 2	2022-08-02
Dynamic random access memory (DRAM) component for high-performance, high-capacity registered memory modules Grant 11,341,070 - Ware , et al. May 24, 2	2022-05-24
Burst-tolerant Decision Feedback Equalization App 20220123969 - Giovannini; Thomas J. ; et al.	2022-04-21
Memory module and registered clock driver with configurable data-rank timing Grant 11,275,702 - Giovannini , et al. March 15, 2	2022-03-15
High-Performance, High-Capacity Memory Systems and Modules App 20220043762 - Ware; Frederick A. ; et al.	2022-02-10
Memories and memory components with interconnected and redundant data interfaces Grant 11,211,114 - Ware , et al. December 28, 2	2021-12-28
Burst-tolerant decision feedback equalization Grant 11,184,197 - Giovannini , et al. November 23, 2	2021-11-23
Memory Module Register Access App 20210303383 - GIOVANNINI; Thomas J. ; et al.	2021-09-30
Signal receiver with skew-tolerant strobe gating Grant 11,127,444 - Fuller , et al. September 21, 2	2021-09-21
Protocol including a command-specified timing reference signal App 20210279191 - Shaeffer; Ian ; et al.	2021-09-09
Memory module with emulated memory device population Grant 11,068,161 - Chen , et al. July 20, 2	2021-07-20
Dynamic Random Access Memory (dram) Component For High-performance, High-capacity Registered Memory Modules App 20210173800 - Ware; Frederick A. ; et al.	2021-06-10
Memory module register access Grant 11,016,837 - Giovannini , et al. May 25, 2	2021-05-25
Protocol including a command-specified timing reference signal Grant 10,970,240 - Shaeffer , et al. April 6, 2	2021-04-06
Memory Modules and Systems with Variable-Width Data Ranks and Configurable Data-Rank Timing App 20210049119 - Giovannini; Thomas J. ; et al.	2021-02-18
Dynamic random access memory (DRAM) component for high-performance, high-capacity registered memory modules Grant 10,846,252 - Ware , et al. November 24, 2	2020-11-24
Method And Apparatus For Calibrating Write Timing In A Memory System App 20200349996 - Giovannini; Thomas J. ; et al.	2020-11-05
Memory modules and systems with variable-width data ranks and configurable data-rank timing Grant 10,789,185 - Giovannini , et al. September 29, 2	2020-09-29
Method and apparatus for calibrating write timing in a memory system Grant 10,607,685 - Giovannini , et al.	2020-03-31
Memories And Memory Components With Interconnected And Redundant Data Interfaces App 20190378560 - WARE; Frederick A. ; et al.	2019-12-12
Burst-tolerant Decision Feedback Equalization App 20190379564 - Giovannini; Thomas J. ; et al.	2019-12-12
Method And Apparatus For Calibrating Write Timing In A Memory System App 20190371387 - Giovannini; Thomas J. ; et al.	2019-12-05
Protocol including a command-specified timing reference signal App 20190340143 - Shaeffer; Ian ; et al.	2019-11-07
Dynamic Random Access Memory (dram) Component For High-performance, High-capacity Registered Memory Modules App 20190266115 - Ware; Frederick A. ; et al.	2019-08-29
Memories and memory components with interconnected and redundant data interfaces Grant 10,360,972 - Ware , et al.	2019-07-23
Memory controller that uses a specific timing reference signal in connection with a data burst following a specified idle period Grant 10,331,587 - Shaeffer , et al.	2019-06-25
Memory Module Register Access App 20190179690 - GIOVANNINI; Thomas J. ; et al.	2019-06-13
Burst-tolerant decision feedback equalization Grant 10,320,591 - Giovannini , et al.	2019-06-11
Method and apparatus for calibrating write timing in a memory system Grant 10,304,517 - Giovannini , et al.	2019-05-28
Dynamic random access memory (DRAM) component for high-performance, high-capacity registered memory modules Grant 10,223,309 - Ware , et al.	2019-03-05
Memory module register access Grant 10,146,608 - Giovannini , et al. De	2018-12-04
Extended capacity memory module with dynamic data buffers Grant 10,109,324 - Giovannini , et al. October 23, 2	2018-10-23
Burst-tolerant Decision Feedback Equalization App 20180294999 - Giovannini; Thomas J. ; et al.	2018-10-11
Extended Capacity Memory Module With Dynamic Data Buffers App 20180261261 - Giovannini; Thomas J. ; et al.	2018-09-13
Method And Apparatus For Calibrating Write Timing In A Memory System App 20180218764 - Giovannini; Thomas J. ; et al.	2018-08-02
Memory Modules and Systems with Variable-Width Data Ranks and Configurable Data-Rank Timing App 20180081833 - Giovannini; Thomas J. ; et al.	2018-03-22
Extended capacity memory module with dynamic data buffers Grant 9,916,873 - Giovannini , et al. March 13, 2	2018-03-13
Memories And Memory Components With Interconnected And Redundant Data Interfaces App 20180053544 - WARE; Frederick A. ; et al.	2018-02-22
Method and apparatus for calibrating write timing in a memory system Grant 9,881,662 - Giovannini , et al. January 30, 2	2018-01-30
Memory controller that uses a specific timing reference signal in connection with a data brust following a specified idle period App 20180011805 - Shaeffer; Ian ; et al.	2018-01-11
Dynamic Random Access Memory (dram) Component For High-performance, High-capacity Registered Memory Modules App 20170351627 - Ware; Frederick A. ; et al.	2017-12-07
High Performance, High Capacity Memory Systems and Modules App 20170337144 - Ware; Frederick A. ; et al.	2017-11-23
Method And Apparatus For Calibrating Write Timing In A Memory System App 20170200489 - Giovannini; Thomas J. ; et al.	2017-07-13
Protocol including a command-specified timing reference signal Grant 9,665,507 - Shaeffer , et al. May 30, 2	2017-05-30
Method and apparatus for calibrating write timing in a memory system Grant 9,552,865 - Giovannini , et al. January 24, 2	2017-01-24
Memory Module Register Access App 20160293239 - Giovannini; Thomas J. ; et al.	2016-10-06
Extended Capacity Memory Module With Dynamic Data Buffers App 20160239208 - Giovannini; Thomas J. ; et al.	2016-08-18
Method And Apparatus For Calibrating Write Timing In A Memory System App 20160125930 - Giovannini; Thomas J. ; et al.	2016-05-05
Memory capacity expansion using a memory riser Grant 9,298,228 - Abhyankar , et al. March 29, 2	2016-03-29
Method and apparatus for calibrating write timing in a memory system Grant 9,263,103 - Giovannini , et al. February 16, 2	2016-02-16
Memory Device Having Storage For An Error Code Correction Event Count App 20150331732 - Giovannini; Thomas J. ; et al.	2015-11-19
Method and apparatus for calibrating write timing in a memory system Grant 9,177,632 - Giovannini , et al. November 3, 2	2015-11-03
Method and apparatus for calibrating write timing in a memory system Grant 9,165,638 - Giovannini , et al. October 20, 2	2015-10-20
Method and apparatus for calibrating write timing in a memory system Grant 9,142,281 - Giovannini , et al. September 22, 2	2015-09-22
Method And Apparatus For Calibrating Write Timing In A Memory System App 20150255144 - Giovannini; Thomas J. ; et al.	2015-09-10
Method And Apparatus For Calibrating Write Timing In A Memory System App 20150248926 - Giovannini; Thomas J. ; et al.	2015-09-03
Method And Apparatus For Calibrating Write Timing In A Memory System App 20150243343 - Giovannini; Thomas J. ; et al.	2015-08-27
Sharing a Check Bit Memory Device Between Groups of Memory Devices App 20130086449 - Giovannini; Thomas J. ; et al.	2013-04-04
Method and apparatus for calibrating write timing in a memory system Grant 8,407,441 - Giovannini , et al. March 26, 2	2013-03-26
Protocol Including A Command-specified Timing Reference Signal App 20120023363 - Shaeffer; Ian ; et al.	2012-01-26
Method And Apparatus For Calibrating Write Timing In A Memory System App 20110216611 - Giovannini; Thomas J. ; et al.	2011-09-08
Method And Apparatus For Calibrating Write Timing In A Memory System App 20090161453 - Giovannini; Thomas J. ; et al.	2009-06-25
Data signal amplitude and cross-point detectors in an optical modulator control system App 20080101795 - Schulz; Craig ; et al.	2008-05-01
Method and apparatus for autonomous adaptation of an optical dispersion compensation ("ODC") module App 20080025730 - Giovannini; Thomas J. ; et al.	2008-01-31
Optical receiver protection circuit Grant 7,297,922 - Giovannini , et al. November 20, 2	2007-11-20
Optical receiver protection circuit App 20070075215 - Giovannini; Thomas J. ; et al.	2007-04-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.