Ginosar; Ran

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ginosar; Ran.The latest application filed is for "resistive address decoder and virtually addressed memory".

Company Profile

2.23.12

Ginosar; Ran - Nofit IL
Ginosar; Ran - Beaverton OR
Ginosar; Ran - Nofit 104 near Tivon

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Hybrid processor Grant 10,996,959 - Morad , et al. May 4, 2	2021-05-04
Resistive address decoder and virtually addressed memory Grant 10,878,906 - Yavits , et al. December 29, 2	2020-12-29
Resistive Address Decoder And Virtually Addressed Memory App 20200051634 - YAVITS; Leonid ; et al.	2020-02-13
Programming for electronic memories Grant 10,366,752 - Ramadan , et al. July 30, 2	2019-07-30
Exploiting the scan test interface for reverse engineering of a VLSI device Grant 10,025,896 - Azriel , et al. July 17, 2	2018-07-17
Programming For Electronic Memories App 20180166137 - RAMADAN; Misbah ; et al.	2018-06-14
Exploiting The Scan Test Interface For Reverse Engineering Of A Vlsi Device App 20160328509 - AZRIEL; Leonid ; et al.	2016-11-10
Low power hardware algorithms and architectures for spike sorting and detection Grant 9,449,225 - Ginosar , et al. September 20, 2	2016-09-20
Hybrid Processor App 20160224465 - Morad; Amir ; et al.	2016-08-04
Logic circuit delay optimization Grant 8,225,265 - Morgenshtein , et al. July 17, 2	2012-07-17
Integrated system and method for multichannel neuronal recording with spike/LFP separation, integrated A/D conversion and threshold detection Grant 8,090,674 - Ginosar , et al. January 3, 2	2012-01-03
System And Method For Synchronizing Multi-clock Domains App 20100322365 - Dobkin; Rostislav (Reuven) ; et al.	2010-12-23
Low-power inverted ladder digital-to-analog converter Grant 7,554,475 - Ginosar , et al. June 30, 2	2009-06-30
Logic circuit delay optimization App 20090150847 - Morgenshtein; Arkadiy ; et al.	2009-06-11
Low Power Hardware Algorithms And Architectures For Spike Sorting And Detection App 20090124919 - Ginosar; Ran ; et al.	2009-05-14
Integrated System And Method For Multichannel Neuronal Recording With Spike/lfp Separation, Integrated A/d Conversion And Threshold Detection App 20090091377 - Ginosar; Ran ; et al.	2009-04-09
Low-Power Inverted Ladder Digital-to-Analog Converter App 20080303704 - Ginosar; Ran ; et al.	2008-12-11
Multiple wireless communication protocol methods and apparatuses Grant 7,239,615 - Nevo , et al. July 3, 2	2007-07-03
Dual form low power, instant on and high performance, non-instant on computing device Grant 7,098,899 - Ginosar August 29, 2	2006-08-29
Computing device capable of instant-on and non-instant on modes of operation Grant 7,096,309 - Ginosar August 22, 2	2006-08-22
Dual-function computing system having instant-on mode of operation Grant 6,931,474 - Ginosar August 16, 2	2005-08-16
Multiple wireless communication protocol methods and apparatuses including proactive reduction of interference Grant 6,891,857 - Nevo , et al. May 10, 2	2005-05-10
Dual-function computing system App 20050083761 - Ginosar, Ran	2005-04-21
Multiple wireless communication protocol methods and apparatuses App 20030214961 - Nevo, Ron ; et al.	2003-11-20
Multiple wireless communication protocol methods and apparatuses Grant 6,600,726 - Nevo , et al. July 29, 2	2003-07-29
Clock tuning circuit in chip design App 20020073389 - Elboim, Yaron ; et al.	2002-06-13
Apparatus and method for parallel processing and self-timed serial marking of variable length instructions Grant 5,978,899 - Ginosar , et al. November 2, 1	1999-11-02
Efficient self-timed marking of lengthy variable length instructions Grant 5,941,982 - Ginosar , et al. August 24, 1	1999-08-24
Branch instruction handling in a self-timed marking system Grant 5,931,944 - Ginosar , et al. August 3, 1	1999-08-03
Digital hardware architecture for realizing neural network Grant 5,812,993 - Ginosar , et al. September 22, 1	1998-09-22
Apparatus & method for enhancing color images Grant 5,467,123 - Zeevi , et al. November 14, 1	1995-11-14
Dynamic image representation system Grant 5,420,637 - Zeevi , et al. May 30, 1	1995-05-30
High flow-rate synchronizer/scheduler apparatus and method for multiprocessors Grant 5,202,987 - Bayer , et al. April 13, 1	1993-04-13
Wide dynamic range camera Grant 5,144,442 - Ginosar , et al. September 1, 1	1992-09-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.