Gilgen; Brent D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gilgen; Brent D..The latest application filed is for "methods of providing electrical isolation and semiconductor structures including same".

Company Profile

0.14.11

Gilgen; Brent D. - Boise ID

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods of providing electrical isolation and semiconductor structures including same Grant 8,148,775 - Gilgen , et al. April 3, 2	2012-04-03
Controllable ovonic phase-change semiconductor memory device and methods of programming the same Grant 7,935,950 - Doan , et al. May 3, 2	2011-05-03
Methods Of Providing Electrical Isolation And Semiconductor Structures Including Same App 20100133609 - Gilgen; Brent D. ; et al.	2010-06-03
Methods Of Providing Electrical Isolation And Semiconductor Structures Including Same App 20090294840 - Gilgen; Brent D. ; et al.	2009-12-03
Controllable Ovonic Phase-change Semiconductor Memory Device And Methods Of Programming The Same App 20080019167 - Doan; Trung T. ; et al.	2008-01-24
Controllable ovonic phase-change semiconductor memory device Grant 7,253,430 - Doan , et al. August 7, 2	2007-08-07
Intermediate semiconductor device structure including multiple photoresist layers Grant 7,211,855 - Coursey , et al. May 1, 2	2007-05-01
Intermediate semiconductor device structure including multiple photoresist layers App 20060192238 - Coursey; Belford T. ; et al.	2006-08-31
Intermediate semiconductor device structure including multiple photoresist layers Grant 7,078,760 - Coursey , et al. July 18, 2	2006-07-18
Methods of preventing cross-linking between multiple resists and patterning multiple resists App 20050112479 - Coursey, Belford T. ; et al.	2005-05-26
Controllable ovanic phase-change semiconductor memory device Grant 6,897,467 - Doan , et al. May 24, 2	2005-05-24
Methods for preventing cross-linking between multiple resists and patterning multiple resists Grant 6,893,958 - Coursey , et al. May 17, 2	2005-05-17
Method for fabricating a memory chip Grant 6,825,107 - Doan , et al. November 30, 2	2004-11-30
Controlable ovonic phase-change semiconductor memory device Grant 6,781,145 - Doan , et al. August 24, 2	2004-08-24
Controllable ovonic phase-change semiconductor memory device and methods of fabricating the same App 20040036065 - Doan, Trung T. ; et al.	2004-02-26
Methods for preventing cross-linking between multiple resists and patterning multiple resists App 20030203644 - Coursey, Belford T. ; et al.	2003-10-30
Controllable ovanic phase-change semiconductor memory device App 20030127669 - Doan, Trung T. ; et al.	2003-07-10
Method to create a controlable ovanic phase-change semiconductor memory device and methods of fabricating the same App 20020175322 - Doan, Trung T. ; et al.	2002-11-28
Controllable ovonic phase-change semiconductor memory device and methods of fabricating the same Grant 6,423,621 - Doan , et al. July 23, 2	2002-07-23
Controllable ovonic phase-change semiconductor memory device and methods of fabricating the same App 20020016054 - Doan, Trung T. ; et al.	2002-02-07
Controllable ovonic phase-change semiconductor memory device and methods of fabricating the same App 20020009858 - Doan, Trung T. ; et al.	2002-01-24
Controllable ovonic phase-change semiconductor memory device and methods of fabricating the same Grant 6,329,666 - Doan , et al. December 11, 2	2001-12-11
Controllable ovonic phase-change semiconductor memory device and methods of fabricating the same Grant 6,294,452 - Doan , et al. September 25, 2	2001-09-25
Controllable ovonic phase-change semiconductor memory device and methods of fabricating the same Grant 6,150,253 - Doan , et al. November 21, 2	2000-11-21
Reduced-mask, split-polysilicon CMOS process, incorporating stacked-capacitor cells, for fabricating multi-megabit dynamic random access memories Grant 5,134,085 - Gilgen , et al. July 28, 1	1992-07-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.