Gilgen; Brent

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gilgen; Brent.The latest application filed is for "methods of forming an elevationally extending conductor laterally between a pair of conductive lines".

Company Profile

0.20.15

Gilgen; Brent - Boise ID

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods of forming an elevationally extending conductor laterally between a pair of conductive lines Grant 10,134,741 - Yang , et al. November 20, 2	2018-11-20
Methods Of Forming An Elevationally Extending Conductor Laterally Between A Pair Of Conductive Lines App 20180019245 - Yang; Guangjun ; et al.	2018-01-18
Array of conductive vias, methods of forming a memory array, and methods of forming conductive vias Grant 9,812,455 - Tang , et al. November 7, 2	2017-11-07
Methods of forming an elevationally extending conductor laterally between a pair of conductive lines Grant 9,754,946 - Yang , et al. September 5, 2	2017-09-05
Array of conductive vias, methods of forming a memory array, and methods of forming conductive vias Grant 9,589,962 - Tang , et al. March 7, 2	2017-03-07
Array Of Conductive Vias, Methods Of Forming A Memory Array, And Methods Of Forming Conductive Vias App 20160336325 - Tang; Sanh D. ; et al.	2016-11-17
Array Of Conductive Vias, Methods Of Forming A Memory Array, And Methods Of Forming Conductive Vias App 20150364414 - Tang; Sanh D. ; et al.	2015-12-17
Methods of forming electrically conductive lines Grant 9,171,750 - Gilgen October 27, 2	2015-10-27
Methods of Forming Electrically Conductive Lines Devices App 20150132934 - Gilgen; Brent	2015-05-14
Electrically conductive lines and integrated circuitry comprising a line of recessed access devices Grant 8,957,483 - Gilgen February 17, 2	2015-02-17
Electrically Conductive Lines And Integrated Circuitry Comprising A Line Of Recessed Access Devices App 20130256811 - Gilgen; Brent	2013-10-03
Methods of forming an electrically conductive buried line and an electrical contact thereto and methods of forming a buried access line and an electrical contact thereto Grant 8,470,654 - Gilgen June 25, 2	2013-06-25
Methods of forming silicon oxides and methods of forming interlevel dielectrics Grant 8,450,218 - Ho , et al. May 28, 2	2013-05-28
Methods of Forming Silicon Oxides and Methods of Forming Interlevel Dielectrics App 20120100726 - Ho; Yunjun ; et al.	2012-04-26
Methods of forming silicon oxides and methods of forming interlevel dielectrics Grant 8,105,956 - Ho , et al. January 31, 2	2012-01-31
Methods Of Forming Electrically Conductive Lines, Methods Of Forming An Electrically Conductive Buried Line And An Electrical Contact Thereto, Electrically Conductive Lines, And Integrated Circuitry Comprising A Line Of Recessed Access Devices App 20110204453 - Gilgen; Brent	2011-08-25
Methods of Forming Silicon Oxides and Methods of Forming Interlevel Dielectrics App 20110092061 - Ho; Yunjun ; et al.	2011-04-21
Word lines for memory cells Grant 7,545,009 - Iyer , et al. June 9, 2	2009-06-09
Capacitor for use in an integrated circuit Grant 7,115,970 - Gilgen , et al. October 3, 2	2006-10-03
Methods of providing ohmic contact Grant 7,109,115 - Iyer , et al. September 19, 2	2006-09-19
Compound structure for reduced contact resistance Grant 7,037,829 - Iyer , et al. May 2, 2	2006-05-02
Compound structure for reduced contact resistance Grant 7,038,318 - Iyer , et al. May 2, 2	2006-05-02
Methods of providing ohmic contact App 20050181599 - Iyer, Ravi ; et al.	2005-08-18
Word lines for memory cells App 20050161721 - Iyer, Ravi ; et al.	2005-07-28
Capacitor for use in an integrated circuit Grant 6,888,217 - Gilgen , et al. May 3, 2	2005-05-03
Capacitor for use in an integrated circuit App 20050090070 - Gilgen, Brent ; et al.	2005-04-28
Compound structure for reduced contact resistance App 20040084772 - Iyer, Ravi ; et al.	2004-05-06
Compound structure for reduced contact resistance Grant 6,688,584 - Iyer , et al. February 10, 2	2004-02-10
Compound structure for reduced contact resistance App 20030181036 - Iyer, Ravi ; et al.	2003-09-25
Capacitor for use in an integrated circuit App 20030045069 - Gilgen, Brent ; et al.	2003-03-06
Compound structure for reduced contact resistance App 20020171146 - Iyer, Ravi ; et al.	2002-11-21
Method for fabricating a small area of contact between electrodes Grant 6,462,353 - Gilgen October 8, 2	2002-10-08
Method for fabricating a small area of contact between electrodes Grant 6,287,887 - Gilgen September 11, 2	2001-09-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.