Gilbert; Nad Edward

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gilbert; Nad Edward.The latest application filed is for "sensing data in resistive switching memory devices".

Company Profile

0.30.5

Gilbert; Nad Edward - Gilbert AZ
Gilbert; Nad Edward - Higley AZ

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Memory devices and methods for storing single data value in multiple programmable resistance elements Grant 9,721,658 - Hollmer , et al. August 1, 2	2017-08-01
Read operations and circuits for memory devices having programmable elements, including programmable resistance elements Grant 9,570,166 - Gilbert , et al. February 14, 2	2017-02-14
Sensing data in resistive switching memory devices Grant 9,361,975 - Gilbert , et al. June 7, 2	2016-06-07
Common plate switching reduction in resistive switching memory devices Grant 9,336,868 - Hollmer , et al. May 10, 2	2016-05-10
Memory devices, circuits and methods having data values based on dynamic change in material property Grant 9,177,639 - Jameson , et al. November 3, 2	2015-11-03
Memory devices and methods for read and write operation to memory elements having dynamic change in property Grant 9,099,175 - Hollmer , et al. August 4, 2	2015-08-04
Programmable window of operation for CBRAM Grant 9,047,948 - Dinh , et al. June 2, 2	2015-06-02
Read operations and circuits for memory devices having programmable elements, including programmable resistance elements Grant 8,913,444 - Gilbert , et al. December 16, 2	2014-12-16
Sensing Data In Resistive Switching Memory Devices App 20140254238 - Gilbert; Nad Edward ; et al.	2014-09-11
Read methods, circuits and systems for memory devices Grant 8,654,561 - Jameson , et al. February 18, 2	2014-02-18
Methods of programming and erasing programmable metallization cells (PMCs) Grant 8,625,331 - Hollmer , et al. January 7, 2	2014-01-07
Variable impedance memory device biasing circuits and methods Grant 8,498,164 - Hollmer , et al. July 30, 2	2013-07-30
Methods and circuits for temperature varying write operations of programmable impedance elements Grant 8,437,171 - Gilbert May 7, 2	2013-05-07
Methods of programming and erasing programmable metallization cells (PMCs) Grant 8,369,132 - Hollmer , et al. February 5, 2	2013-02-05
Variable impedance memory device having simultaneous program and erase, and corresponding methods and circuits Grant 8,274,842 - Hollmer , et al. September 25, 2	2012-09-25
Integrated circuits having programmable metallization cells (PMCs) and operating methods therefor Grant 8,107,273 - Hollmer , et al. January 31, 2	2012-01-31
Voltage reference circuit using programmable metallization cells Grant 7,514,706 - Gilbert April 7, 2	2009-04-07
Read, write, and erase circuit for programmable memory devices Grant 7,483,294 - Gilbert January 27, 2	2009-01-27
Programmable memory device circuit Grant 7,426,131 - Gilbert September 16, 2	2008-09-16
Read, write and erase circuit for programmable memory devices Grant 7,359,236 - Gilbert April 15, 2	2008-04-15
Read, Write, And Erase Circuit For Programmable Memory Devices App 20070279976 - Gilbert; Nad Edward	2007-12-06
Programmable Memory Device Circuit App 20070121368 - Gilbert; Nad Edward	2007-05-31
Voltage Reference Circuit Using Programmable Metallization Cells App 20070115749 - Gilbert; Nad Edward	2007-05-24
Read, Write And Erase Circuit For Programmable Memory Devices App 20060250839 - Gilbert; Nad Edward	2006-11-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.