Gieseke; Bruce

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gieseke; Bruce.The latest application filed is for "multiple write during simultaneous memory access of a multi-port memory device".

Company Profile

0.9.6

Gieseke; Bruce - San Jose CA
Gieseke; Bruce - Ashland MA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Multiple write during simultaneous memory access of a multi-port memory device Grant RE46,474 - Ngu , et al. July 11, 2	2017-07-11
Multiple write during simultaneous memory access of a multi-port memory device Grant 8,848,479 - Ngu , et al. September 30, 2	2014-09-30
Multiple Write During Simultaneous Memory Access Of A Multi-port Memory Device App 20120243285 - Ngu; Hui H. ; et al.	2012-09-27
Apparatus For Monolithic Power Gating On An Integrated Circuit App 20120105129 - Naffziger; Samuel D. ; et al.	2012-05-03
Method of forming electrical interconnects having electromigration-inhibiting segments to a critical length Grant 7,062,850 - Atakov , et al. June 20, 2	2006-06-20
Method of forming electrical interconnects having electromigration-inhibiting plugs Grant 6,904,675 - Atakov , et al. June 14, 2	2005-06-14
Electrical interconnect structure and method of forming electrical interconnects having electromigration-inhibiting segments App 20040071991 - Atakov, Eugenia ; et al.	2004-04-15
Method of forming electrical interconnects having electromigration-inhibiting plugs Grant 6,678,951 - Atakov , et al. January 20, 2	2004-01-20
Apparatus for mapping instructions using a set of valid and invalid logical to physical register assignments indicated by bits of a valid vector together with a logical register list Grant 6,675,288 - Farrell , et al. January 6, 2	2004-01-06
Method for mapping instructions using a set of valid and invalid logical to physical register assignments indicated by bits of a valid vector together with a logical register list App 20020156997 - Farrell, James Arthur ; et al.	2002-10-24
Method for mapping instructions using a set of valid and invalid logical to physical register assignments indicated by bits of a valid vector together with a logical register list Grant 6,405,304 - Farrell , et al. June 11, 2	2002-06-11
Method For Mapping Instructions Using A Set Of Valid And Invalid Logical To Physical Register Assignments Indicated By Bits Of A Valid Vector Together With A Logical Register List App 20020069346 - FARRELL, JAMES ARTHUR ; et al.	2002-06-06
Electrical interconnect structure having electromigration-inhibiting segments Grant 6,245,996 - Atakov , et al. June 12, 2	2001-06-12
Electrical interconnect structure and method of forming electrical interconnects having electromigration-inhibiting segments App 20010001427 - Atakov, Eugenia ; et al.	2001-05-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.