loadpatents
name:-0.012197971343994
name:-0.0096938610076904
name:-0.0070719718933105
Giefers; Heiner Patent Filings

Giefers; Heiner

Patent Applications and Registrations

Patent applications and USPTO patent grants for Giefers; Heiner.The latest application filed is for "artificial neural network implementation in field-programmable gate arrays".

Company Profile
6.11.10
  • Giefers; Heiner - Langnau am Albis CH
  • Giefers; Heiner - Rueschlikon CH
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Bit-serial linear algebra processor
Grant 11,275,713 - Giefers , et al. March 15, 2
2022-03-15
Index based memory access using single instruction multiple data unit
Grant 10,776,118 - Giefers , et al. September 15, 2
2020-09-15
Artificial Neural Network Implementation In Field-programmable Gate Arrays
App 20200257986 - A1
2020-08-13
Sparse matrix multiplication using a single field programmable gate array module
Grant 10,685,082 - Bekas , et al.
2020-06-16
Bit-serial Linear Algebra Processor
App 20190377707 - Giefers; Heiner ;   et al.
2019-12-12
Precision data access using differential data
Grant 10,430,325 - Angerer , et al. O
2019-10-01
Precision data access using differential data
Grant 10,430,326 - Angerer , et al. O
2019-10-01
Linear FE system solver with dynamic multi-grip precision
Grant 10,025,754 - Angerer , et al. July 17, 2
2018-07-17
Memory and processor hierarchy to improve power efficiency
Grant 9,959,202 - Van Lunteren , et al. May 1, 2
2018-05-01
Index Based Memory Access
App 20180074962 - Giefers; Heiner ;   et al.
2018-03-15
Memory and processor hierarchy to improve power efficiency
Grant 9,870,315 - Van Lunteren , et al. January 16, 2
2018-01-16
Iterative refinement apparatus
Grant 9,779,061 - Angerer , et al. October 3, 2
2017-10-03
Interposer for dynamic mapping of API calls
Grant 9,703,573 - Giefers , et al. July 11, 2
2017-07-11
Sparse Matrix Multiplication Using A Single Field Programmable Gate Array Module
App 20170147531 - Bekas; Costas ;   et al.
2017-05-25
Memory And Processor Hierarchy To Improve Power Efficiency
App 20170139625 - Van Lunteren; Jan ;   et al.
2017-05-18
Differential Data Access
App 20170097883 - Angerer; Christoph M. ;   et al.
2017-04-06
Sparse matrix multiplication using a single field programmable gate array module
Grant 9,558,156 - Bekas , et al. January 31, 2
2017-01-31
Linear Fe System Solver With Dynamic Multi-grid Precision
App 20170024356 - Angerer; Christoph M. ;   et al.
2017-01-26
Differential Data Access
App 20160170652 - Angerer; Christoph M. ;   et al.
2016-06-16
Memory And Processor Hierarchy To Improve Power Efficiency
App 20160077577 - VAN LUNTEREN; Jan ;   et al.
2016-03-17
Iterative Refinement Apparatus
App 20150234783 - Angerer; Christoph M. ;   et al.
2015-08-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed