Giacalone; Biagio

Patent Applications and Registrations

Patent applications and USPTO patent grants for Giacalone; Biagio.The latest application filed is for "coding and memorizing method for fuzzy logic membership functions and corresponding method and circuit architecture for calculating the membership degree".

Company Profile

0.9.4

Giacalone; Biagio - Trapani IT
Giacalone; Biagio - Catania IT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Optimized method of computing the degree of membership of a fuzzy variable, and a calculator circuit implementing the method Grant 6,954,743 - Pappalardo , et al. October 11, 2	2005-10-11
Method for processing fuzzy inferences and corresponding processing structure Grant 6,892,188 - Pappalardo , et al. May 10, 2	2005-05-10
Logical fuzzy union and intersection operation calculation circuit Grant 6,862,584 - Pappalardo , et al. March 1, 2	2005-03-01
Coding and memorizing method for fuzzy logic membership functions and corresponding method and circuit architecture for calculating the membership degree Grant 6,842,744 - Pappalardo , et al. January 11, 2	2005-01-11
Coding and memorizing method for fuzzy logic membership functions and corresponding method and circuit architecture for calculating the membership degree App 20020099673 - Pappalardo, Francesco ; et al.	2002-07-25
Coding and storing method for fuzzy logic rules and circuit architecture for processing such rules Grant 6,424,958 - Pappalardo , et al. July 23, 2	2002-07-23
Method for processing fuzzy inferences and corresponding processing structure App 20020059149 - Pappalardo, Francesco ; et al.	2002-05-16
Fuzzy processor with architecture for non-fuzzy processing Grant 6,385,598 - Giacalone , et al. May 7, 2	2002-05-07
Optimized method of computing the degree of membership of a fuzzy variable, and a calculator circuit implementing the method App 20020052857 - Pappalardo, Francesco ; et al.	2002-05-02
Logical fuzzy union and intersection operation calculation circuit App 20010039538 - Pappalardo, Francesco ; et al.	2001-11-08
Method and apparatus for parallel processing of fuzzy rules Grant 5,796,917 - Matranga , et al. August 18, 1	1998-08-18
Threshold extracting method and circuit using the same Grant 5,672,960 - Manaresi , et al. September 30, 1	1997-09-30
Programmable logic device having a plurality of programmable logic arrays arranged in a mosaic layout together with a plurality of interminglingly arranged interfacing blocks Grant 4,992,680 - Benedetti , et al. February 12, 1	1991-02-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.