loadpatents
name:-0.0058169364929199
name:-0.0052139759063721
name:-0.00051212310791016
Getzlaff; Klaus J. Patent Filings

Getzlaff; Klaus J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Getzlaff; Klaus J..The latest application filed is for "method and system for processing loop branch instructions".

Company Profile
0.7.5
  • Getzlaff; Klaus J. - Schonaich DE
  • Getzlaff; Klaus J. - Schoenaich DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method and apparatus for prefetching branch history information
Grant 7,493,480 - Emma , et al. February 17, 2
2009-02-17
Superscalar microprocessor having multi-pipe dispatch and execution unit
Grant 7,082,517 - Busaba , et al. July 25, 2
2006-07-25
Last iteration loop branch prediction upon counter threshold and resolution upon counter one
Grant 7,010,676 - Busaba , et al. March 7, 2
2006-03-07
Method and system for processing loop branch instructions
App 20040230782 - Busaba, Fadi Y. ;   et al.
2004-11-18
Superscalar microprocessor having multi-pipe dispatch and execution unit
App 20040230772 - Busaba, Fadi Y. ;   et al.
2004-11-18
Result forwarding in a superscalar processor
App 20040139300 - Busaba, Fadi ;   et al.
2004-07-15
Operand forwarding in a superscalar processor
App 20040139299 - Busaba, Fadi ;   et al.
2004-07-15
Two dimensional branch history table prefetching mechanism
App 20040015683 - Emma, Philip G. ;   et al.
2004-01-22
Method for executing branch instructions by processing loop end conditions in a second processor
Grant 5,634,047 - Getzlaff , et al. May 27, 1
1997-05-27
Arbitration protocol for a bidirectional bus for handling access requests to a logically divided memory in a multiprocessor system
Grant 5,594,876 - Getzlaff , et al. January 14, 1
1997-01-14
Clock generation in a multi-chip computer system
Grant 5,303,365 - Getzlaff , et al. April 12, 1
1994-04-12
Device in the instruction unit of a pipeline processor for instruction interruption and repetition
Grant 4,656,578 - Chilinski , et al. April 7, 1
1987-04-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed