loadpatents
Patent applications and USPTO patent grants for Gerstmeier; Guenter.The latest application filed is for "high density dram with reduced peripheral device area and method of manufacture".
Patent | Date |
---|---|
High density DRAM with reduced peripheral device area and method of manufacture Grant 7,163,891 - Maldei , et al. January 16, 2 | 2007-01-16 |
Maskless middle-of-line liner deposition Grant 7,049,193 - Maldei , et al. May 23, 2 | 2006-05-23 |
Method and apparatus for placing an integrated circuit into a default mode of operation Grant 7,035,753 - Gerstmeier , et al. April 25, 2 | 2006-04-25 |
Self alignment system for complement clocks Grant 6,946,889 - Le , et al. September 20, 2 | 2005-09-20 |
High density DRAM with reduced peripheral device area and method of manufacture Grant 6,909,152 - Maldei , et al. June 21, 2 | 2005-06-21 |
High density DRAM with reduced peripheral device area and method of manufacture App 20050130352 - Maldei, Michael ;   et al. | 2005-06-16 |
Wordline gate contact for an MBIT transistor array layout Grant 6,906,371 - Ma , et al. June 14, 2 | 2005-06-14 |
Auto-adjustment of self-refresh frequency Grant 6,891,404 - Le , et al. May 10, 2 | 2005-05-10 |
Maskless middle-of-line liner deposition App 20050062111 - Maldei, Michael ;   et al. | 2005-03-24 |
Microelectronic capacitor structure with radial current flow Grant 6,847,092 - Maldei , et al. January 25, 2 | 2005-01-25 |
Maskless middle-of-line liner deposition Grant 6,822,301 - Maldei , et al. November 23, 2 | 2004-11-23 |
Microelectronic capacitor structure with radial current flow App 20040173868 - Maldei, Michael ;   et al. | 2004-09-09 |
Self alignment system for complement clocks App 20040160253 - Le, Thoai-Thai ;   et al. | 2004-08-19 |
High density DRAM with reduced peripheral device area and method of manufacture App 20040094810 - Maldei, Michael ;   et al. | 2004-05-20 |
Cooling hood for circuit board Grant 6,721,180 - Le , et al. April 13, 2 | 2004-04-13 |
Shielding line system for an integrated circuit App 20040051166 - Gerstmeier, Guenter ;   et al. | 2004-03-18 |
Wordline gate contact for an mbit transistor array layout App 20040026763 - Ma, David SuitWai ;   et al. | 2004-02-12 |
Maskless middle-of-line liner deposition App 20040021154 - Maldei, Michael ;   et al. | 2004-02-05 |
Cooling Hood For Circuit Board App 20040022024 - Le, Thoai-Thai ;   et al. | 2004-02-05 |
Auto-adjustment of self-refresh frequency App 20030227307 - Le, Thoai-Thai ;   et al. | 2003-12-11 |
Method and apparatus for placing an integrated circuit into a default mode of operation App 20030179010 - Gerstmeier, Guenter ;   et al. | 2003-09-25 |
Method for examining structures on a wafer App 20020090747 - Gerstmeier, Guenter ;   et al. | 2002-07-11 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.