Gerritsen; Eric

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gerritsen; Eric.The latest application filed is for "photovoltaic module comprising a plurality of bifacial cells and method for producing such a module".

Company Profile

0.9.8

Gerritsen; Eric - Bernin FR
Gerritsen; Eric - Nijmegen NL
Gerritsen; Eric - Crolles FR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Photovoltaic module comprising a plurality of bifacial cells and method for producing such a module Grant 10,693,026 - Lefillastre , et al.	2020-06-23
Photovoltaic Module Comprising A Plurality Of Bifacial Cells And Method For Producing Such A Module App 20170236963 - Lefillastre; Paul ; et al.	2017-08-17
Photovoltaic Structure App 20160301359 - Gerritsen; Eric ; et al.	2016-10-13
Silicide formation on a wafer Grant 9,379,020 - Gerritsen , et al. June 28, 2	2016-06-28
Reflective device for a photovoltaic module with bifacial cells Grant 9,012,765 - Sanzone , et al. April 21, 2	2015-04-21
Photovoltaic Module Comprising An Electrical Connection And Having An Optical Function App 20130112241 - Gerritsen; Eric ; et al.	2013-05-09
Reflective Device For A Photovoltaic Module With Bifacial Cells App 20120247533 - Sanzone; Vincenzo ; et al.	2012-10-04
Silicide Formation On A Wafer App 20100013090 - Gerritsen; Eric ; et al.	2010-01-21
Method of forming an etch stop layer in a semiconductor device Grant 6,939,812 - Broekaart , et al. September 6, 2	2005-09-06
Process for forming a low resistivity titanium silicide layer on a silicon semiconductor substrate Grant 6,812,121 - Gerritsen , et al. November 2, 2	2004-11-02
Method of selectively forming silicide Grant 6,677,234 - Guelen , et al. January 13, 2	2004-01-13
Process for forming a low resistivity titanium silicide layer on a silicon semiconductor substrate and the resulting device App 20030207569 - Gerritsen, Eric ; et al.	2003-11-06
Method of manufacturing a semiconductor device App 20010046784 - Broekaart, Marcel Eduard Irene ; et al.	2001-11-29
Process for forming a low resistivity titanium silicide layer on a silicon semiconductor substrate and the resulting device Grant 6,281,556 - Gerritsen , et al. August 28, 2	2001-08-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.