loadpatents
name:-0.0091099739074707
name:-0.0080740451812744
name:-0.0048420429229736
Gerowitz; Robert G. Patent Filings

Gerowitz; Robert G.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gerowitz; Robert G..The latest application filed is for "testing integrated circuit designs containing multiple phase rotators".

Company Profile
4.7.7
  • Gerowitz; Robert G. - Raleigh NC
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Testing integrated circuit designs containing multiple phase rotators
Grant 11,016,144 - Gerowitz , et al. May 25, 2
2021-05-25
Testing integrated circuit designs containing multiple phase rotators
Grant 10,761,136 - Gerowitz , et al. Sep
2020-09-01
Testing Integrated Circuit Designs Containing Multiple Phase Rotators
App 20200150175 - GEROWITZ; Robert G. ;   et al.
2020-05-14
Testing integrated circuit designs containing multiple phase rotators
Grant 10,585,140 - Gerowitz , et al.
2020-03-10
Testing integrated circuit designs containing multiple phase rotators
Grant 9,927,489 - Gerowitz , et al. March 27, 2
2018-03-27
Testing Integrated Circuit Designs Containing Multiple Phase Rotators
App 20180074121 - GEROWITZ; Robert G. ;   et al.
2018-03-15
Testing Integrated Circuit Designs Containing Multiple Phase Rotators
App 20180074120 - GEROWITZ; Robert G. ;   et al.
2018-03-15
Testing Integrated Circuit Designs Containing Multiple Phase Rotators
App 20150198661 - GEROWITZ; Robert G. ;   et al.
2015-07-16
Multiplexor with leakage power regulator
Grant 7,768,315 - Cheng , et al. August 3, 2
2010-08-03
Method and system for low-power level-sensitive scan design latch with power-gated logic
Grant 7,646,210 - Cheng , et al. January 12, 2
2010-01-12
Multiplexor With Leakage Power Regulator
App 20090085609 - Cheng; Zhibin ;   et al.
2009-04-02
Method And System For Low-power Level-sensitive Scan Design Latch With Power-gated Logic
App 20080164912 - Cheng; Zhibin ;   et al.
2008-07-10
Method and apparatus for manufacturing test generation
Grant 7,127,691 - Cruz , et al. October 24, 2
2006-10-24
Method and process for manufacturing test generation
App 20060075315 - Cruz; R. Thomas ;   et al.
2006-04-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed